

**Fault simulation and code coverage analysis of RTL designs using high-level decision diagrams = Rikete simuleerimine ja koodikatte analüüs register-siirde tasemel kasutades kõrgtaseme otsustusdiagramme**

Reinsalu, Uljana 2013 [https://www.ester.ee/record=b2963595\\*est](https://www.ester.ee/record=b2963595*est)

**Hardware implementation of recursive sorting algorithms using tree-like structures and HFSM models = Rekursiivsete sortimisalgoritmide riistvaraline realiseerimine kasutades puulaadseid struktuure ja HFSM mudeleid**

Mihhailov, Dmitri 2011 [https://www.ester.ee/record=b2748823\\*est](https://www.ester.ee/record=b2748823*est)

**Low power finite state machine synthesis**

Fomina, Jelena 2005 [https://www.ester.ee/record=b2097121\\*est](https://www.ester.ee/record=b2097121*est)

**Network-based hardware accelerators for parallel data processing = Võrgupõhised riistvarakiirendid paralleelseks andmetöötluseks**

Rjabov, Artjom 2017 <https://digi.lib.ttu.ee/i/?8436> [https://www.ester.ee/record=b4685402\\*est](https://www.ester.ee/record=b4685402*est)