

**Application specific true critical paths identification in sequential circuits**

**Jürimägi, Lembit; Ubar, Raimund-Johannes; Jenihhin, Maksim; Raik, Jaan; Devadze, Sergei; Oyeniran, Adeboye Stephen**

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS 2019) : 1-3 July 2019, Greece 2019

/ p. 299-304 : ill <https://doi.org/10.1109/IOLTS.2019.8854442>

**Hierarchical timing-critical paths analysis in sequential circuits**

**Jürimägi, Lembit; Ubar, Raimund-Johannes; Jenihhin, Maksim; Raik, Jaan; Devadze, Sergei; Kostin, Sergei** 2018 IEEE 28th

International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2018) : 2 – 4 July 2018, Spain 2018

/ 6 p. : ill <https://doi.org/10.1109/PATMOS.2018.8464176>

**Modeling and simulation of circuits with shared structurally synthesized BDDs**

**Ubar, Raimund-Johannes; Jürimägi, Lembit; Raik, Jaan; Viies, Vladimir** Microprocessors and Microsystems 2017 / p. 56-61 : ill

<http://dx.doi.org/10.1016/j.micpro.2016.09.006>

**Shared Structurally Synthesized BDDs for speeding-up parallel pattern simulation in digital circuits**

**Ubar, Raimund-Johannes; Jürimägi, Lembit; Raik, Jaan** 2015 Nordic Circuits and Systems Conference (NORCAS) : NORCHIP

& International Symposium on System-on-Chip (SoC) : 1st IEEE NORCAS Conference : 26-28 October 2015, Oslo, Norway 2015 /

[4] p. : ill <http://dx.doi.org/10.1109/NORCHIP.2015.7364406>