

### **A proposal for optimisation of low-powered FSM testing**

**Brik, Marina; Fomina, Jelena; Ubar, Raimund-Johannes** Proceedings of IEEE East-West Design & Test Workshop (EWDTW'05) : Odessa, Ukraine, September 15-19, 2005 2005 / p. 15-20

### **An improved test generation approach for sequential circuits using decision diagrams**

**Brik, Marina; Ubar, Raimund-Johannes** BEC'98 : the 6th Biennial Conference on Electronics and Microsystems Technology, October 7-9, 1998, Tallinn, Estonia : proceedings 1998 / p. 155-158 : ill

### **A benchmark suite for evaluating the efficiency of test tools**

**Kruus, Helena; Ubar, Raimund-Johannes; Ellervee, Peeter; Gorev, Maksim; Pesonen, Vadim; Devadze, Sergei; Orasson, Elmet; Brik, Marina; Min, Mart; Annus, Paul; Kruus, Margus; Meigas, Kalju** BEC 2012 : 2012 13th Biennial Baltic Electronics Conference : proceedings of the 13th Biennial Baltic Electronics Conference : October 3-5, 2012, Tallinn, Estonia 2012 / p. 85-88 : ill

### **Combinatorial algorithms of discrete mathematics**

Zakrevskij, Arkadij; Pottosin, Yu.; Cheremisinova, L. 2008 [http://www.ester.ee/record=b2350865\\*est](http://www.ester.ee/record=b2350865*est)

### **Defect-oriented mixed-level fault simulation in digital systems**

**Ubar, Raimund-Johannes; Raik, Jaan; Ivask, Eero; Brik, Marina** Facta Universitatis [Niš]. Series electronics and energetics 2002 / 1, April, p. 123-136 : ill

### **Diagnostic modeling of microprocessors with high-level decision diagrams**

**Ubar, Raimund-Johannes; Raik, Jaan; Jutman, Artur; Jenihhin, Maksim; Brik, Marina; Istenberg, Martin; Wuttke, Heinz-Dietrich** BEC 2008 : 2008 International Biennial Baltic Electronics Conference : proceedings of the 11th Biennial Baltic Electronics Conference : Tallinn University of Technology : October 6-8, 2008, Tallinn, Estonia 2008 / p. 147-150 : ill

### **E-learning of digital logic**

**Robal, Tarmo; Brik, Marina; Aarna, Margit** EWME 2006 proceedings : 6th International Workshop on Microelectronics Education : 8-9 June, 2006, Stockholm, Sweden 2006 / p. 120-123 : ill

### **Functional test generation for finite state machines**

**Ubar, Raimund-Johannes; Brik, Marina; Jutman, Artur; Raik, Jaan; Bengtsson, Tomas; Kumar, Shashi** BEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference 2006 / p. 205-208 : ill

### **GA-based test generation for sequential circuits**

**Brik, Marina; Raik, Jaan; Ubar, Raimund-Johannes; Ivask, Eero** Proceedings of East-West Design & Test Workshop (EWDTW'04) : Yalta, Alushta, Crimea, Ukraine, September 23-26, 2004 2004 / p. 30-34

### **Hardware close programming for freshmen**

**Kruus, Helena; Brik, Marina; Kruus, Margus; Ruberg, Priit; Viies, Vladimir; Ellervee, Peeter** 10th European Workshop on Microelectronics Education : EWME 2014 : May 14-16, 2014, Tallinn, Estonia 2014 / p. 93-96 : ill

### **A hierarchical automatic test pattern generator based on using alternative graphs**

**Brik, Marina; Jervan, Gert; Markus, Antti; Raik, Jaan; Ubar, Raimund-Johannes** Proceedings of the 4th International Workshop Mixed Design of Integrated Circuits and Systems : MIXDES'97 : Poznan, Poland, 12-14 June 1997 1997 / p. 415-420

### **Hierarchical concurrent test generation for synchronous sequential circuits**

**Ubar, Raimund-Johannes; Brik, Marina** Proceedings of the 7th International Conference Mixed Design of Integrated Circuits and Systems : MIXDES 2000 : Gdynia, Poland, 15-17 June 2000 2000 / p. 533-538 : ill

### **Hierarchical fault simulation for finite state machines**

**Brik, Marina; Raik, Jaan; Ubar, Raimund-Johannes** The 7th Biennial Conference on Electronics and Microsystem Technology "Baltic Electronics Conference" : BEC 2000 : October 8 - 11, 2000, Tallinn, Estonia : conference proceedings 2000 / p. 145-148 : ill

### **Hierarchical fault simulation in digital systems**

**Ubar, Raimund-Johannes; Raik, Jaan; Ivask, Eero; Brik, Marina** International Symposium on Signals, Circuits and Systems : SCS 2001 : July 10-11, 2001, Iasi, Romania : proceedings 2001 / p. 181-184 : ill

### **Hierarchical physical defect reasoning in digital circuits**

**Kostin, Sergei; Ubar, Raimund-Johannes; Raik, Jaan; Brik, Marina** Estonian journal of engineering 2011 / 3, p. 185-200

### **Hierarchical test generation for digital systems**

**Brik, Marina; Jervan, Gert; Markus, Antti; Raik, Jaan; Ubar, Raimund-Johannes** Mixed design of integrated circuits and systems 1998 / p. 131-136 : ill [https://link.springer.com/chapter/10.1007/978-1-4615-5651-0\\_20](https://link.springer.com/chapter/10.1007/978-1-4615-5651-0_20)

### **Hierarchical test generation for finite state machines**

**Brik, Marina; Ubar, Raimund-Johannes** BEC : Baltic Electronics Conference : proceedings of the 4th Biennial Conference, October 9-14, 1994, Tallinn (Estonia). 1 1994 / p. 319-324: ill

### **High level fault modeling in digital systems**

**Ubar, Raimund-Johannes; Aarna, Margit; Brik, Marina; Raik, Jaan** Synergies between Information and Automation : 49. Internationales Wissenschaftliches Kolloquium, 27.-30.9.2004, Technische Universität Ilmenau, Germany. Volume 2 2004 / p. 486-491

### **Investigation and development of test generation methods for control part of digital systems**

**Brik, Marina** 2002 [http://www.ester.ee/record=b1688656\\*est](http://www.ester.ee/record=b1688656*est)

### **Mixed-level defect simulation in data-paths of digital systems**

**Ubar, Raimund-Johannes; Raik, Jaan; Ivask, Eero; Brik, Marina** 23rd International Conference on Microelectronics : MIEL 2002, Niš, Yugoslavia, 12-15 May 2002 : proceedings. Volume 2 2002 / p. 617-620 : ill <https://ieeexplore.ieee.org/document/1003333>

### **Mixed-level test generator for digital systems**

**Brik, Marina; Jervan, Gert; Markus, Antti; Paomets, Priidu; Raik, Jaan; Ubar, Raimund-Johannes** Proceedings of the Estonian Academy of Sciences. Engineering 1997 / 4, p. 271-282 : ill

### **Multi-level fault simulation of digital systems on decision diagrams**

**Ubar, Raimund-Johannes; Raik, Jaan; Ivask, Eero; Brik, Marina** The First IEEE International Workshop on Electronic Design, Test and Applications : DELTA 2002, 29-31 January 2002, Christchurch, New Zealand : proceedings 2002 / p. 86-91 : ill

### **Multi-level test generation and fault diagnosis for finite state machines**

**Ubar, Raimund-Johannes; Brik, Marina** Dependable computing : proceedings / EDCC-2, Second European Dependable Computing Conference, Taormina, Italy, October 2-4, 1996 1996 / p. 264-281: ill

### **A new approach to state encoding of low power FSM**

**Fomina, Jelena; Brik, Marina; Sudnitsõn, Aleksander; Vasiliev, Roman** Proceedings of IEEE East-West Design & Test Workshop : EWDTW'05 : Ukraine 2005 / p. 21-26

### **On using genetic algorithm for test generation**

**Brik, Marina; Raik, Jaan; Ubar, Raimund-Johannes; Ivask, Eero** BEC 2004 : proceedings of the 9th Biennial Baltic Electronics Conference : October 3-6, 2004, Tallinn, Estonia 2004 / p. 233-236 : ill

### **Software-based self-test generation for microprocessors with high-level decision diagrams**

**Jasnetski, Artjom; Ubar, Raimund-Johannes; Tšertov, Anton; Brik, Marina** Proceedings of the Estonian Academy of Sciences 2014 / p. 48-61 : ill [https://artiklid.elnet.ee/record=b2665215\\*est](https://artiklid.elnet.ee/record=b2665215*est) <https://doi.org/10.3176/proc.2014.1.08> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

### **Software-based self-test generation for microprocessors with high-level decision diagrams**

**Ubar, Raimund-Johannes; Tšertov, Anton; Jasnetski, Artjom; Brik, Marina** LATW2014 : 15th IEEE Latin-American Test Workshop : Fortaleza, Brazil, March 12th-15th, 2014 2014 / [6] p. : ill

### **Teaching research in the laboratory using diagnosis environment for digital systems**

**Kostin, Sergei; Ubar, Raimund-Johannes; Raik, Jaan; Aarna, Margit; Brik, Marina; Wuttke, Heinz-Dietrich** 2009 EAEEIE annual conference : 20th Annual Conference of the European Association for Education in Electrical and Information Engineering : Valencia, Spain, June 22-24, 2009 2009 / p. 280-283 <https://ieeexplore.ieee.org/document/5335462>

### **Test cover calculation in digital systems with word-level decision diagrams**

**Ubar, Raimund-Johannes; Raik, Jaan; Ivask, Eero; Brik, Marina** Вестник Томского государственного университета 2002 / с. 315-319 : ил

### **Test generation for control faults in digital systems**

**Dušina, Julia; Brik, Marina** BEC : Baltic Electronics Conference : proceedings of the 4th Biennial Conference, October 9-14, 1994, Tallinn (Estonia). 1 1994 / p. 325-330: ill

### **Test generation for finite state machines**

**Ubar, Raimund-Johannes; Brik, Marina** BEC'96 : the 5th Biennial Baltic Electronics Conference, October 7-11, 1996, Tallinn, Estonia : proceedings 1996 / p. 233-236: ill

### **A tool for teaching hierarchical fault diagnosis in digital circuits**

**Ubar, Raimund-Johannes; Kostin, Sergei; Orasson, Elmet; Evarson, Teet; Brik, Marina** Proceedings of 9th European Workshop on Microelectronics Education – EWME'12 : Grenoble, France, May 9-11, 2012 2012 / p. 1-4

**Two-level simulation-based test generation for finite state machines**

**Brik, Marina; Ubar, Raimund-Johannes** 17th NORCHIP Conference : Oslo, Norway, 8-9 November 1999 : proceedings 1999 / p. 211-216: ill