• Comprehensive performance and robustness analysis of 2D turn models for network-on-chipsAzad, Siavoosh Payandeh; Niazmand, Behrad; Janson, Karl; Kogge, Thilo; Raik, Jaan; Jervan, Gert; Hollstein, Thomas2017 IEEE International Symposium on Circuits and Systems (ISCAS)2017 / p. 1476-1479 : ill https://doi.org/10.1109/ISCAS.2017.8050634 https://www.scopus.com/sourceid/56190 https://www.scopus.com/record/display.uri?eid=2-s2.0-85032697758&origin=inward&txGid=dda03cc1450744ab538f2e32b253fba8 https://www.webofscience.com/wos/woscc/full-record/WOS:000424890101140
• Dynamic quadrant partitioning adaptive routing algorithm for irregular reduced vertical link density topology 3-dimensional network-on-chipsYing, Haoyuan; Hofmann, Klaus; Hollstein, ThomasProceedings of the 2014 International Conference on High Performance Computing & Simulation (HPCS 2014) : July 21-25, 2014, Bologna, Italy2014 / p. 516-522 : ill
• Logic-based implementation of fault-tolerant routing in 3D Network-on-ChipsNiazmand, Behrad; Azad, Siavoosh Payandeh; Flich, Jose; Raik, Jaan; Jervan, Gert; Hollstein, Thomas2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS) : Nara, Japan, 31 August - 2 September 20162016 / [8] p. : ill https://doi.org/10.1109/NOCS.2016.7579317
• Review, analysis, and implementation of path selection strategies for 2D NoCsSingh, Rajendra; Bohra, Manoj Kumar; Hemrajani, Prashant; Kalla, Anshuman; Bhatt, Devershi Pallavi; Purohit, Nitin; Daneshtalab, MasoudIEEE Access2022 / p. 129245 - 129268 https://doi.org/10.1109/ACCESS.2022.3227460 https://www.scopus.com/sourceid/21100374601 https://www.scopus.com/record/display.uri?eid=2-s2.0-85144743242&origin=inward&txGid=6bbefd508ac2cf8f9444086f3a32678a https://jcr.clarivate.com/jcr-jp/journal-profile?journal=IEEE%20ACCESS&year=2022 https://www.webofscience.com/wos/woscc/full-record/WOS:000899980300001