• Hybrid protection of digital FIR filtersAksoy, Levent; Nguyen, Quang-Linh; Almeida, Felipe; Raik, Jaan; Flottes, Marie-Lise; Dupuis, Sophie; Pagliarini, Samuel NascimentoIEEE transactions on Very Large Scale Integration (VLSI) Systems2023 / p. 812-825 : ill https://doi.org/10.1109/TVLSI.2023.3253641 https://www.scopus.com/sourceid/12300 https://www.scopus.com/record/display.uri?eid=2-s2.0-85151356738&origin=inward&txGid=2cbf13db49fa5db5d3e09767a51c47df https://jcr.clarivate.com/jcr-jp/journal-profile?journal=IEEE%20T%20VLSI%20SYST&year=2023 https://www.webofscience.com/wos/woscc/full-record/WOS:000953458300001
• Logic IP for low-cost IC design in advanced CMOS nodesIsgenc, Mehmet Meric; Martins, Mayler G.A.; Zackriya, V. Mohammed; Pagliarini, Samuel Nascimento; Pileggi, LarryIEEE Transactions on Very Large Scale Integration (VLSI) Systems2020 / p. 585-595 https://doi.org//10.1109/TVLSI.2019.2942825
• Polymorphic configuration architecture for CGRAsJafri, Syed Mohammad Asad Hassan; Tajammul, Muhammad Adeel; Hermani, Ahmed; Paul, Kolin; Plosila, Juha; Ellervee, Peeter; Tenhunen, HannuIEEE transactions on Very Large Scale Integration (VLSI) Systems2016 / p. 403-407 : ill http://dx.doi.org/10.1109/TVLSI.2015.2402392
• RESAA: A Removal and Structural Analysis Attack Against Compound Logic LockingAlmeida, Felipe; Aksoy, Levent; Pagliarini, Samuel NascimentoIEEE Transactions on Very Large Scale Integration (VLSI) Systems2025 / p. 1348-1360 https://doi.org//10.1109/TVLSI.2025.3534658