• Split-chip design to prevent IP reverse engineeringPagliarini, Samuel Nascimento; Sweeney, Joseph; Mai, Ken; Blanton, Shawn; Mitra, Subhasish; Pileggi, LarryIEEE Design and Test2020 / p. 109-118 https://doi.org/10.1109/MDAT.2020.3033255 https://www.scopus.com/sourceid/21100286806 https://www.scopus.com/record/display.uri?eid=2-s2.0-85095985466&origin=inward&txGid=5cd9b065fa2590c9dd1c7c529d74978c https://jcr.clarivate.com/jcr-jp/journal-profile?journal=IEEE%20DES%20TEST&year=2022 https://www.webofscience.com/wos/woscc/full-record/WOS:000678331400021
• Using STLs for effective in-field test of GPUsRodriguez Condia, Josie E.; Da Silva, Felipe Augusto; Bagbaba, Ahmet Cagrl; Guerrero-Balaguera, Juan-David; Hamdioui, Said; Sauer, Christian; Reorda, Matteo SonzaIEEE Design and Test2023 / p. 109-117 https://doi.org/10.1109/MDAT.2022.3188573 https://www.scopus.com/sourceid/21100286806 https://www.scopus.com/record/display.uri?eid=2-s2.0-85134217319&origin=inward&txGid=5c55e6f09f3a758ff423ba6cdbf70264 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=IEEE%20DES%20TEST&year=2023 https://www.webofscience.com/wos/woscc/full-record/WOS:001060451700010