• Automated design error debug using high-level decision diagrams and mutation operatorsRaik, Jaan; Repinski, Urmas; Tšepurov, Anton; Hantson, Hanno; Ubar, Raimund-Johannes; Jenihhin, MaksimMicroprocessors and microsystems2013 / p. 505-513 : ill https://doi.org/10.1016/j.micpro.2012.11.004 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-84878621727&origin=resultslist&sort=plf-f&src=s&sot=b&sdt=b&s=DOI%2810.1016%2Fj.micpro.2012.11.004%29&sessionSearchId=81bea3cc7c86d66922f228affe5df51e https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2013 https://www.webofscience.com/wos/woscc/full-record/WOS:000324667900012
• An automated method for mining high-quality assertion setsHeidari Iman, Mohammad Reza; Raik, Jaan; Jenihhin, Maksim; Jervan, Gert; Ghasempouri, TaraMicroprocessors and microsystems2023 / art. 104773 https://doi.org/10.1016/j.micpro.2023.104773 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-85146842129&origin=inward&txGid=c7a7060dbe54a8d7b2981d8e5878877f https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2023 https://www.webofscience.com/wos/woscc/full-record/WOS:000926500700001
• Calculation of probabilistic testability measures for digital circuits with Structurally Synthesized BDDsJürimägi, Lembit; Ubar, Raimund-Johannes; Jenihhin, Maksim; Raik, JaanMicroprocessors and microsystems2020 / art. 103117, 12 p https://doi.org/10.1016/j.micpro.2020.103117 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-85086377299&origin=inward&txGid=f742e708555546cb12b9117a6e274d64 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2022 https://www.webofscience.com/wos/woscc/full-record/WOS:000571530400009
• Design and verification of Cyber-Physical Systems using TrueTime, evolutionary optimization and UPPAALBalasubramaniyan, Sreram; Srinivasan, Seshadhri; Buonopane, Furio; Balasubramanian, Subathra; Vain, Jüri; Ramaswamy, SriniMicroprocessors and microsystems2016 / p. 37-48 : ill https://doi.org/10.1016/j.micpro.2015.12.006 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-84969352242&origin=inward&txGid=4c40641a614e2ffeec7c3aaebc03d362 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2016 https://www.webofscience.com/wos/woscc/full-record/WOS:000375336900004
• Design of Cyber Bio-analytical Physical Systems : formal methods, architectures, and multi-system interaction strategiesAshraf, Kanwal; Le Moullec, Yannick; Pardy, Tamas; Rang, ToomasMicroprocessors and microsystems2023 / art. 104780, 14 p. : ill https://doi.org/10.1016/j.micpro.2023.104780 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-85147544594&origin=inward&txGid=6cfbe8c8a71706ea4995d209ff351a9a https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2023 https://www.webofscience.com/wos/woscc/full-record/WOS:000931975600001
• Embedded fault diagnosis in digital systems with BISTUbar, Raimund-Johannes; Kostin, Sergei; Raik, JaanMicroprocessors and microsystems2008 / 5/6, p. 279-287 : ill
• Functional self-test of high-performance pipe-lined signal processing architecturesGorev, Maksim; Ubar, Raimund-Johannes; Ellervee, Peeter; Devadze, Sergei; Raik, Jaan; Min, MartMicroprocessors and microsystems2015 / p. 909-918 : ill https://doi.org/10.1016/j.micpro.2014.11.002 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-84949774970&origin=inward&txGid=4e28bda483324ecfb9e44b95432f733b https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2015 https://www.webofscience.com/wos/woscc/full-record/WOS:000366879500030
• Guest editorialEllervee, Peeter; Nurmi, JariMicroprocessors and microsystems2013 / p. 430-431
• Hybrid BIST optimization using reseeding and test set compactionJervan, Gert; Orasson, Elmet; Kruus, Helena; Ubar, Raimund-JohannesMicroprocessors and microsystems2008 / 5/6, p. 254-262 : ill https://www.sciencedirect.com/science/article/abs/pii/S0141933108000288
• Modeling and simulation of circuits with shared structurally synthesized BDDsUbar, Raimund-Johannes; Jürimägi, Lembit; Raik, Jaan; Viies, VladimirMicroprocessors and microsystems2017 / p. 56-61 : ill https://doi.org/10.1016/j.micpro.2016.09.006 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-85000632623&origin=inward&txGid=744c20a68a44b2968b1fc269551acff8 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2017 https://www.webofscience.com/wos/woscc/full-record/WOS:000392038000007
• Transition delay fault simulation with parallel critical path back-tracing and 7-valued algebraKõusaar, Jaak; Ubar, Raimund-Johannes; Devadze, Sergei; Raik, JaanMicroprocessors and microsystems2015 / p. 1130-1138 : ill https://doi.org/10.1016/j.micpro.2015.05.003 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-84949729637&origin=inward&txGid=e08d3c08f2a7669125f11489b8da9eb2 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2015 https://www.webofscience.com/wos/woscc/full-record/WOS:000366879500049
• Understanding multidimensional verification : where functional meets non-functionalLai, Xinhui; Balakrishnan, Aneesh; Lange, Thomas; Jenihhin, Maksim; Ghasempouri, Tara; Raik, Jaan; Alexandrescu, DanMicroprocessors and microsystems2019 / art. 102867, 13 p. : ill https://doi.org/10.1016/j.micpro.2019.102867 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-85071020969&origin=inward&txGid=87d2f90199a10d44d941b14d594d2f30 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2022 https://www.webofscience.com/wos/woscc/full-record/WOS:000500052000047