• Architectural solutions for high-speed data processing demands of CERN LHC detectors with FPGA and high-level synthesisDevadze, Sergei; Nielsen, Christine Elizabeth; Mihhailov, Dmitri; Ellervee, Peeter2024 IEEE Nordic Circuits and Systems Conference (NorCAS)2024 https://doi.org/10.1109/NorCAS64408.2024.10752490 https://www.scopus.com/record/display.uri?eid=2-s2.0-85211955157&origin=resultslist&sort=plf-f&src=s&sot=b&sdt=b&s=TITLE%28%22Architectural+Solutions+for+High-Speed+Data+Processing+Demands+of+CERN+LHC+Detectors+with+FPGA+and+High-Level+Synthesis%22%29&sessionSearchId=fa5e22e6b6020c2cc124a3eadf2fa9d1&relpos=0
• DeepFlexiHLS : Deep Neural Network Flexible High-Level Synthesis Directive GeneratorRiazati, Mohammad; Daneshtalab, Masoud; Sjödin, Mikael; Lisper, BjörnRiazati, M.; Daneshtalab, M.; Sjodin, M.; Lisper, B.2022 / p. 1-6 https://doi.org/10.1109/NorCAS57515.2022.9934617