• A new modified berger code for concurrent error detectionMaamar, Ali H.; Russel, GordonBEC'96 : the 5th Biennial Baltic Electronics Conference, October 7-11, 1996, Tallinn, Estonia : proceedings1996 / p. 187-190: ill
• A VLSI implementation of RSA and IDEA encryption engineBuldas, Ahto; Põldre, JüriProceedings [of the] 15th NORCHIP Conference, Tallinn, 10-11 November 19971997 / p. 281-288: ill
• An efficient systolic array algorithm for memory-based VLSI array implementation of DSTChiper, Doru-FlorinBEC'96 : the 5th Biennial Baltic Electronics Conference, October 7-11, 1996, Tallinn, Estonia : proceedings1996 / p. 265-268: ill
• At-speed testing and test quality evaluation for high-performance pipelined systems Töökiirusel testimine ja testi kvaliteedi hindamine kõrgjõudlus-konveierarhitektuuriga süsteemideleGorev, Maksim2015 https://digi.lib.ttu.ee/i/?3953
• Automatic test generation system for VLSIJervan, Gert; Markus, Antti; Raik, Jaan; Ubar, Raimund-JohannesProceedings of the First Electronic Circuits and Systems Conference : Bratislava, Slovakia, September 4-5, 19971997 / p. 255-258
• Behavior modeling of faulty complex VLSIs : why and how?Leveugle, R.BEC'98 : the 6th Biennial Conference on Electronics and Microsystems Technology, October 7-9, 1998, Tallinn, Estonia : proceedings1998 / p. 191-194: ill
• CAD of CCD VLSIZaycev, S.N.; Kanunnikov, A.I.; Pugachev, A.A.; Shilin, V.A.Automation, simulation & measurement : ASM'91 : 3rd biennal conference, Tallinn, October 7-11, 1991. Section S / Tallinn Technical University1992 / p. 120-122: ill
• Compaction of decision diagrams for describing multi-process VHDL descriptionsLeveugle, R.; Saucier, Gabriele; Ubar, Raimund-JohannesBEC'98 : the 6th Biennial Conference on Electronics and Microsystems Technology, October 7-9, 1998, Tallinn, Estonia : proceedings1998 / p. 195-198: ill
• Control intensive digital system synthesisTammemäe, Kalle1997 http://www.ester.ee/record=b1060033*est
• Current conveyor based structures for continuous-time MOS filtersPiccirilli, Maria CristinaBEC'96 : the 5th Biennial Baltic Electronics Conference, October 7-11, 1996, Tallinn, Estonia : proceedings1996 / p. 359-362: ill
• DeepHLS: A complete toolchain for automatic synthesis of deep neural networks to FPGARiazati, Mohammad; Daneshtalab, Masoud; Sjodin, Mikael; Lisper, BjornICECS 2020 - 27th IEEE International Conference on Electronics, Circuits and Systems, November 23-25, 2020, Virtual Conference : Proceedings2020 / 4 p https://doi.org/10.1109/ICECS49266.2020.9294881
• Defect-oriented BIST quality analysisKruus, Helena; Ubar, Raimund-Johannes; Raik, JaanBEC 2010 : 2010 12th Biennial Baltic Electronics Conference : proceedings of the 12th Biennial Baltic Electronics Conference : Tallinn University of Technology, October 4-6, 2010, Tallinn, Estonia2010 / p. 153-156 : ill
• Dependability improvements of NoC-based systems = Töökindluse parandamine kiipvõrkudel põhinevates süsteemidesNiazmand, Behrad2018 https://digi.lib.ttu.ee/i/?9879 https://www.ester.ee/record=b4907650*est
• Design error diagnosis with re-synthesis in combinational circuitsUbar, Raimund-JohannesJournal of electronic testing : theory and applications2003 / 1, p. 73-82 : ill https://link.springer.com/article/10.1023/A:1021948013402
• Design obfuscation versus testFarahmandi, Farimah; Sinanoglu, Ozgur; Blanton, Ronald; Pagliarini, Samuel Nascimento2020 IEEE European Test Symposium (ETS) : ETS 2020, May 25 - 29, 2020, Tallinn, Estonia2020 / 10 p https://doi.org/10.1109/ETS48528.2020.9131590
• Design of a configurable order statistic filter in CMOS VLSIHu, M.; Vainio, OlliBEC'98 : the 6th Biennial Conference on Electronics and Microsystems Technology, October 7-9, 1998, Tallinn, Estonia : proceedings1998 / p. 305-308: ill
• Design space exploration and optimisation for NoC-based timing sensitive systemsTagel, Mihkel; Ellervee, Peeter; Jervan, GertBEC 2010 : 2010 12th Biennial Baltic Electronics Conference : proceedings of the 12th Biennial Baltic Electronics Conference : Tallinn University of Technology, October 4-6, 2010, Tallinn, Estonia2010 / p. 177-180 : ill
• Design-aid programs for LSI integrated circuitsTarnay, K.; Szekely, V.; Baji, P.; Farkas, G.; Masszi, F.; Kerecsen-Rencz, M.Проблемы моделирования и измерения в электронике1986 / p. 3-11
• Digital logic simulation with compressed BDDsUbar, Raimund-Johannes; Mironov, Dmitri; Devadze, Sergei; Raik, JaanProceedings : 2011 IEEE International Conference on Computer Science and Automation Engineering : June 10-12, 2011, Shanghai, China2011 / p. 105-109 : ill https://ieeexplore.ieee.org/document/5952643
• Digital test in WEB-based environmentIvask, Eero2006 https://www.ester.ee/record=b2158119*est
• Fault diagnosis of VLSI devices using alternative graph representationUbar, Raimund-JohannesProceedings of the 8th Symposium on Microcomputer and Microprocessor Applications, Budapest, October 12-14, 1994. Vol. 11994 / p. 34-44
• FPGA design flow with automated test generationElst, G.; Diener, Karl-Heinz; Ivask, Eero; Raik, Jaan; Ubar, Raimund-JohannesProc. of German 11th Workshop on Test Technology and Reliability of Circuits and Systems : Potsdam, 19991999 / p. 120-123 https://masters.donntu.ru/2010/fknt/masyakin/library/article7.pdf
• Functional test generation for finite state machinesUbar, Raimund-Johannes; Brik, Marina; Jutman, Artur; Raik, Jaan; Bengtsson, Tomas; Kumar, ShashiBEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference2006 / p. 205-208 : ill
• A general approach to synthesis of the finite-state machine logical structure in the sum-of-products formChapenko, V.; Fritsnovich, G.; Kalnberzin, A.; Lange, E.BEC : Baltic Electronics Conference : proceedings of the 4th Biennial Conference, October 9-14, 1994, Tallinn (Estonia). 21994 / p. 385-390 https://www.ester.ee/record=b2150914*est
• Generic interconnect BIST for Network-on-ChipJutman, Artur; Ubar, Raimund-Johannes; Raik, JaanDDECS : 8th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems : April 13-16, 2005, Sopron, Hungary : proceedings2005 / p. 224-227 : ill
• Graph embedding in boolean hypercubeFomina, Jelena; Zakrevskij, ArkadijBEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference2006 / p. 131-134 : ill
• Hierarchical test generation for finite state machinesBrik, Marina; Ubar, Raimund-JohannesBEC : Baltic Electronics Conference : proceedings of the 4th Biennial Conference, October 9-14, 1994, Tallinn (Estonia). 11994 / p. 319-324: ill
• High-level synthesis of control and memory intensive applications : thesis submitted to the Royal Institute of Technology in partial fulfillment of the requirements for the degree of Doctor of TechnologyEllervee, Peeter2000
• Hybrid built-in self-test : methods and tools for analysis and optimization of BIST = Sisseehitatud hübriidne isetestimine : meetodid ja vahendid analüüsiks ning optimeerimiseksOrasson, Elmet2007 https://www.ester.ee/record=b2305436*est
• Multi-level test generation and fault diagnosis for finite state machinesUbar, Raimund-Johannes; Brik, MarinaDependable computing : proceedings / EDCC-2, Second European Dependable Computing Conference, Taormina, Italy, October 2-4, 19961996 / p. 264-281: ill
• On SSBDD model size & complexityJutman, ArturECS'03 : proceedings of the 4th Electronic Circuits and Systems Conference : September 11-12, 2003, Bratislava, Slovakia2003 / p. 17-22 https://pld.ttu.ee/~artur/papers/SSBDD_Model_Size-ECS03.pdf
• Optimization of built-in self-test in digital systems = Sisseehitatud enesetestimise optimeerimine digitaalsüsteemidesKruus, Helena2011
• Probabilistic analysis of CMOS physical defects in VLSI circuits for test coverage improvementBlyzniuk, M.; Kazymyra, I.; Kuzmicz, W.; Pleskacz, Witold A.; Raik, Jaan; Ubar, Raimund-JohannesMicroelectronics reliability2001 / p. 2023-2040 : ill https://www.sciencedirect.com/science/article/pii/S0026271401000920
• Representing transparency conditions in test generation for VLSI by decision diagramsUbar, Raimund-JohannesProceedings of the First Electronic Circuits and Systems Conference : Bratislava, Slovakia, September 4-5, 19971997 / p. 213-216
• Riistvara kirjeldamiskeel - VHDL : metoodiline materjalTammemäe, Kalle2003 http://www.ester.ee/record=b1605950*est
• Riistvara kirjeldamiskeel VHDL : metoodiline materjalTammemäe, Kalle2002 http://www.ester.ee/record=b1605950*est
• Runtime contention and bandwidth-aware adaptive routing selection strategies for networks-on-chipSamman, Faizal; Hollstein, Thomas; Glesner, ManfredIEEE transactions on parallel and distributed systems2013 / p. 1411-1421 : ill https://doi.org/10.1109/TPDS.2012.200 https://www.scopus.com/sourceid/26098 https://www.scopus.com/record/display.uri?eid=2-s2.0-84878507813&origin=resultslist&sort=plf-f&src=s&sot=b&sdt=b&s=DOI%2810.1109%2FTPDS.2012.200%29&sessionSearchId=9818deb15b20d94fb8a289164cea8fa8&relpos=0 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=IEEE%20T%20PARALL%20DISTR&year=2013 https://www.webofscience.com/wos/woscc/full-record/WOS:000319678800014
• System-level design of timing-sensitive network-on-chip based dependable systems = Kiipvõrkudel põhinevate ajakriitiliste ja töökindlate süsteemide kõrgtaseme disainTagel, Mihkel2012 https://www.ester.ee/record=b2778263*est
• Test synthesis from register-transfer level descriptionsRaik, Jaan; Paomets, PriiduBEC'96 : the 5th Biennial Baltic Electronics Conference, October 7-11, 1996, Tallinn, Estonia : proceedings1996 / p. 311-314: ill
• The optimization, design and performance of the FBCM23 ASIC for the upgraded CMS beam monitoring systemKaplon, Jan; Wegrzyn, Grzegorz; Shibin, Konstantin; Barendregt, MarnixJournal of instrumentation2024 / art. C02026, 6 p. : ill https://doi.org/10.1088/1748-0221/19/02/C02026 https://www.scopus.com/sourceid/4900152808 https://www.scopus.com/record/display.uri?eid=2-s2.0-85185715697&origin=resultslist&sort=plf-f&src=s&sot=b&sdt=b&s=TITLE-ABS-KEY%28%22The+optimization%2C+design+and+performance+of+the+FBCM23+ASIC+for+the+upgraded+CMS+beam+monitoring+system%22%29&sessionSearchId=2bbe75602bfce151f67e72e233c95154&relpos=0 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=J%20INSTRUM&year=2023 https://www.webofscience.com/wos/woscc/full-record/WOS:001181755600002
• Turbo tester : a CAD system for teaching digital testJervan, Gert; Markus, Antti; Paomets, Priidu; Raik, Jaan; Ubar, Raimund-JohannesMicroelectronics education : proceedings of the 2nd European Workshop held in Noordwijkerhout, The Netherlands, 14-15 May 19981998 / p. 287-290: ill https://link.springer.com/chapter/10.1007/978-94-011-5110-8_66
• VLSI kõrgtaseme sünteesTammemäe, KalleArvutustehnika ja Andmetöötlus1993 / 1, lk. 25-31
• VLSI system level codesign toolkit AKKATammemäe, Kalle; O'Nils, Mattias; Tornemo, Anders; Tenhunen, HannuNORCHIP Conference '96 : 14th conference, Helsinki, 4-5 November 19961996 / p. 1-7: ill https://www.researchgate.net/publication/2407722_VLSI_system_level_codesign_toolkit_AKKA
• xTractor : an academic high-level synthesis tool for control and memory intensive applicationsEllervee, PeeterUniversity Booth at Design and Test in Europe : DATE'05 : Munich, Germany, 20052005 / ? p https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=6db1d71884b75b47fb27ae86b91b61894e57fd18
• Проектирование контролепригодных дискретных систем : учебное пособиеUbar, Raimund-Johannes1988 https://www.ester.ee/record=b1225400*est