• Automatic synthesis of asynchronous circuits from synchronous RTL descriptionsÖberg, Johnny; Plosila, Juha; Ellervee, PeeterProceedings 23rd NORCHIP Conference : Oulu, Finland, 21-22 November 20052005 / p. 200-205 : ill https://ieeexplore.ieee.org/document/1597024/keywords#keywords
• DyMeP : an infrastructure to support dynamic memory binding for runtime mapping in CGRAsTajammul, Muhammad Adeel; Jafri, Syed Mohammad Asad Hassan; Ellervee, Peeter; Hemani, Ahmed; Tenhunen, Hannu; Plosila, JuhaDoctoral School in Information and Communication Technology : proceedings of doctoral session of BEC 2014 : October 6-8 2014, Laulasmaa2014 / lk. 19-22 : ill
• DyMeP : an infrastructure to support dynamic memory binding for runtime mapping in CGRAsTajammul, Muhammad Adeel; Jafri, Syed Mohammad Asad Hassan; Ellervee, Peeter; Hemani, Ahmed; Tenhunen, Hannu; Plosila, Juha28th International Conference on VLSI Design : held concurrently with 14th International Conference on Embedded Systems : 3-7 January 2015, Bangalore, India : proceedings2015 / p. 547-552 : ill https://doi.org/10.1109/VLSID.2015.98 https://www.scopus.com/sourceid/14953 https://www.scopus.com/record/display.uri?eid=2-s2.0-84938247521&origin=inward&txGid=329726d52f746fd614395dd90b91ba21 https://www.webofscience.com/wos/woscc/full-record/WOS:000386186000103
• Polymorphic configuration architecture for CGRAsJafri, Syed Mohammad Asad Hassan; Tajammul, Muhammad Adeel; Hermani, Ahmed; Paul, Kolin; Plosila, Juha; Ellervee, Peeter; Tenhunen, HannuIEEE transactions on Very Large Scale Integration (VLSI) Systems2016 / p. 403-407 : ill http://dx.doi.org/10.1109/TVLSI.2015.2402392