Localization of single-gate design errors in combinational circuits by diagnostic information about stuck-at faults

vastutusandmed
R. Ubar, D. Borrione
ilmumiskoht
[S.l.]
ilmumisaasta
leheküljed
p. 73-79
keel
inglise