

An Accelerator-based architecture utilizing an efficient memory link for modern computational requirements

Yousefzadeh, Saba; Basharkhah, Katayoon; **Raik, Jaan; Jenihhin, Maksim** 2019 IEEE East-West Design & Test Symposium (EWDTS) 2019 / 6 p. : ill <https://doi.org/10.1109/EWDTS.2019.8884481>

An efficient analog convolutional neural network hardware accelerator enabled by a novel memoryless architecture for insect-sized robots

Dadras, Iman; **Ahmadilivani, Mohammad Hasan**; Banerji, Saoni; **Raik, Jaan**; Abloo, Alvo 2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST) : Bremen, Germany : 08-10 June 2022 2022 / p. 1-6
<https://doi.org/10.1109/MOCAST54814.2022.9837551>

Elliptic-curve crypto processor for RFID applications

Rashid, Muhammad; Jamal, Sajjad Shaukat; Khan, Sikandar Zulqarnain; Alharbi, Adel R.; Aljaedi, Amer; **Imran, Malik** Applied Sciences (Switzerland) 2021 / art. 7079 <https://doi.org/10.3390/app11157079> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

Fully-fusible convolutional neural networks for end-to-end fused architecture with FPGA implementation

Dadras, Iman; Seydi, Sakineh; **Ahmadilivani, Mohammad Hasan; Raik, Jaan**; Salehi, Mostafa E. 2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS) 2023 / 5 p. <https://doi.org/10.1109/ICECS58634.2023.10382831>

Hardware accelerators for information retrieval and data mining

Sklyarov, Valery; Skliarova, Ioulia; Silva, João; **Sudnitsõn, Aleksander; Rjabov, Artjom** 2015 International Conference on Information and Communication Technology Research (ICTRC2015) : Abu Dhabi, United Arab Emirates, May 17-19, 2015 2015 / p. 202-205 : ill <http://dx.doi.org/10.1109/ICTRC.2015.7156457>

Heterogeneous Approximation of DNN HW Accelerators based on Channels Vulnerability

Cherezova, Natalia; Pappalardo, Salvatore; **Taheri, Mahdi; Ahmadilivani, Mohammad Hasan**; Deveautour, Bastien; Bosio, Alberto; **Raik, Jaan; Jenihhin, Maksim** 2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC) 2024 / 4 p. : ill <https://doi.org/10.1109/VLSI-SoC62099.2024.10767798> [Conference proceedings at Scopus](#) [Article at Scopus](#)

High-speed design of postquantum cryptography with optimized hashing and multiplication

Imran, Malik; Aikata, Aikata; Roy, Sujoy Sinha; **Pagliarini, Samuel Nascimento** IEEE Transactions on Circuits and Systems II : Express Briefs 2023 / p. 847-851 : ill <https://doi.org/10.1109/TCSII.2023.3273821> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators

Taheri, Mahdi; Daneshtalab, Masoud; Raik, Jaan; Jenihhin, Maksim; Pappalardo, Salvatore; Jimenez, Paul; Deveautour, Bastien; Bosio, Alberto 2024 27th International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS) : 03-05 April 2024, Kielce, Poland 2024 / p. 19-24 : ill <https://doi.org/10.1109/DDECS60919.2024.10508925>