

Automated test bench generation for high-level synthesis flow ABELITE
Vilukas, Taavi; Jenihhin, Maksim; Raik, Jaan; Ubar, Raimund-Johannes; Baranov, Samary Proceedings of IEEE East-West Design & Test Symposium (EWCTS'2011) : Sevastopol, Ukraine, September 9-12, 2011 2011 / p. 13-16 : ill
<https://ieeexplore.ieee.org/document/6116601>

Logic and system design of digital systems
Baranov, Samary; Keevallik, Andres 2008 https://www.estr.ee/record=b2358322*est

PSL assertion checkers synthesis with ASM based HLS tool ABELITE
Jenihhin, Maksim; Baranov, Samary; **Raik, Jaan; Tihhomirov, Valentin** LATW 2012 : 13th IEEE Latin-American Test Workshop proceedings : April 10th-13th, 2012, Quito, Ecuador 2012 / [6 p.] : ill <https://ieeexplore.ieee.org/document/6261251>