

**Alternatiivsete graafide mudel loogikalülituste funktsioonide kirjeldamiseks ja analüüsiks**

**Anton, E.; Ubar, Raimund-Johannes** XXIX vabariiklik üliõpilaste teaduslik- tehniline konverents 30. märtsist - 1. aprillini 1977 : ettekannete teesid 1977 / lk. 42-43 [https://www.esther.ee/record=b2449987\\*est](https://www.esther.ee/record=b2449987*est)

**Another side of categorical propositions : the Keynes-Johnson octagon of oppositions**

**Moktefi, Amrouche;** Schang, Fabien History and philosophy of logic 2023 / p. 459-475 <https://doi.org/10.1080/01445340.2022.2143711>

**Applying e-environments in teaching the basics of digital logic**

**Rabal, Tarmo; Kalja, Ahto** Proceedings MSE 2007 : 2007 IEEE International Conference on Microelectronic Systems Education : 3-4 June 2007, San Diego, CA 2007 / p. 41-42 : ill <https://ieeexplore.ieee.org/document/4231440/keywords#keywords>

**At-speed testing and test quality evaluation for high-performance pipelined systems Töökiirusest testimine ja testi kvaliteedi hindamine Kõrgjõudlus-konveierarhitektuuriga süsteemidele**

**Gorev, Maksim** 2015 <https://digi.lib.ttu.ee/i/?3953>

**Aufstellung von Testfolgen für logische Schaltungen**

**Plakk, Mari; Ubar, Raimund-Johannes** Internationales wissenschaftliches Kolloquium 1979 / S. 93-96  
[https://www.esther.ee/record=b2936968\\*est](https://www.esther.ee/record=b2936968*est)

**Boole'i algebra kasutamine automaatikalülituste projekteerimisel : loengukonspekt**

**Agur, Ustus** 1972 [https://www.esther.ee/record=b1327567\\*est](https://www.esther.ee/record=b1327567*est)

**Clock manipulation for heterogeneous emulation environment**

**Ellerjee, Peeter; Arhipov, Anton; Tammeä, Kalle** Proceedings [of] 24th IEEE Norchip Conference : Linköping, Sweden, 20-21 November 2006 2006 / p. 213-216 : ill <https://ieeexplore.ieee.org/abstract/document/4126984>

**Computational kernel extraction for synthesis of power-managed sequential components**

**Sudnitsõn, Aleksander** Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems : ICECS'2002, Dubrovnik, Croatia 2002 / p. 749-752 <https://ieeexplore.ieee.org/abstract/document/1046277>

**Design of FPGA-based circuits using hierarchical finite state machines**

Skliarova, Ioulia; Sklyarov, Valery; **Sudnitsõn, Aleksander** 2012 [http://www.esther.ee/record=b2857138\\*est](http://www.esther.ee/record=b2857138*est)

**Design of logical control devices**

Zakrevskij, Arkadij; Pottosin, Yu.; Cheremisinova, L. 2009 [https://www.esther.ee/record=b2548174\\*est](https://www.esther.ee/record=b2548174*est)

**Digitaalarvutite operatsioonelementid ja aritmeetikaseadmed : õppevahend**

**Mägi, Harri** 1978 [https://www.esther.ee/record=b1274927\\*est](https://www.esther.ee/record=b1274927*est)

**Digitaalarvutite operatsioonseadmed : õppevahend**

**Ubar, Raimund-Johannes** 1978 [https://www.esther.ee/record=b1313974\\*est](https://www.esther.ee/record=b1313974*est)

**Distantskaitse loogikaosa**

**Allika, M.; Simpson, V.** XXIX vabariiklik üliõpilaste teaduslik- tehniline konverents 30. märtsist - 1. aprillini 1977 : ettekannete teesid 1977 / lk. 69 [https://www.esther.ee/record=b2449987\\*est](https://www.esther.ee/record=b2449987*est)

**E-learning of digital logic**

**Rabal, Tarmo; Brik, Marina; Aarna, Margit** EWME 2006 proceedings : 6th International Workshop on Microelectronics Education : 8-9 June, 2006, Stockholm, Sweden 2006 / p. 120-123 : ill

**FPGA implementation of the polynomial curve fitting**

**Gorev, Maksim; Pesonen, Vadim** Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK viienda aastakonverentsi artiklite kogumik : 25.-26. novembril 2011, Nelijärve 2011 / p. 121-124 : ill

**FPGA-based implementation of EEG analyzer**

**Gorev, Maksim; Pesonen, Vadim; Mihailov, Dmitri; Jenihhin, Maksim; Ellerjee, Peeter** DATE'11 Friday Workshop on "Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing" : Grenoble, France, March 2011 2011 / [1] p

**FPGA-based systems in information and communication**

**Sklyarov, Valery; Skliarova, Ioulia; Sudnitsõn, Aleksander** AICT2011 : 5th International Conference on Application of Information and Communication Technologies : 12-14 October, Baku, Azerbaijan : conference proceedings 2011 / p. 551-555

**Hardware implementation of recursive sorting algorithms using tree-like structures and HFSM models = Rekursiivsete sortimisalgoritmide riistvaraline realiseerimine kasutades puulaadseid struktuure ja HFSM mudeleid**  
Mihailov, Dmitri 2011 [https://www.ester.ee/record=b2748823\\*est](https://www.ester.ee/record=b2748823*est)

**Identification and rejuvenation of NBTI-critical logic paths in nanoscale circuits**

Jenihhin, Maksim; Squillero, Giovanni; Tihhomirov, Valentin; Kostin, Sergei; Raik, Jaan; Ubar, Raimund-Johannes Journal of electronic testing : theory and applications (JETTA) 2016 / p. 273-289 : ill <http://dx.doi.org/10.1007/s10836-016-5589-x>

**Identification and rejuvenation of NBTI-critical paths in nanoscale logic circuits**

Jenihhin, Maksim 1st International Workshop on Reliability and Aging in Forthcoming Electronic Systems : May 28-29, 2015, Cluj-Napoca, Romania 2015 / [1] p

**Impulss-seadmed : laboratoorne töö nr. 5 : trigerid loogikaelementidel**

1986 [https://www.ester.ee/record=b1240931\\*est](https://www.ester.ee/record=b1240931*est)

**Impulss-seadmed : laboratoorne töö nr. 8 : lineaarpinge generaator**

1986 [https://www.ester.ee/record=b2618544\\*est](https://www.ester.ee/record=b2618544*est)

**Integraalsed loogikalülitused : katsestendi kirjeldus ja laboratoorsete tööde juhendid eriala "Elektriajamid ja tööstusseadmete automatiserimine" 0628 üliõpilastele**

1989 [https://www.ester.ee/record=b1216651\\*est](https://www.ester.ee/record=b1216651*est)

**Logic and system design of digital systems**

Baranov, Samary; Keevallik, Andres 2008 [https://www.ester.ee/record=b2358322\\*est](https://www.ester.ee/record=b2358322*est)

**Loogikalülituste koostamise metoodika : õppevahend**

Ariste, Andri 1978 [https://www.ester.ee/record=b1305228\\*est](https://www.ester.ee/record=b1305228*est)

**Loogikaskeemid ja binaardiagrammid**

Buldas, Ahto Aastaraamat 1994 - 1996 / Eesti Matemaatika Selts 1999 / lk. 6-11

**Model synthesis from VHDL for the functional test generation system**

Krupnova, Helena 1993 [https://www.ester.ee/record=b2090509\\*est](https://www.ester.ee/record=b2090509*est)

**Modeling and simulation of circuits with shared structurally synthesized BDDs**

Ubar, Raimund-Johannes; Jürimägi, Lembit; Raik, Jaan; Viies, Vladimir Microprocessors and Microsystems 2017 / p. 56-61 : ill <http://dx.doi.org/10.1016/j.micpro.2016.09.006>

**Open source on-chip logic analyzer for FPGA-s**

Ehrenpreis, Lauri; Ellerjee, Peeter; Tammeä, Kalle BEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference 2006 / p. 99-102 : ill

**Operatsioonautomaadid digitaalarvutites : metoodiline materjal**

1987 [https://www.ester.ee/record=b1234461\\*est](https://www.ester.ee/record=b1234461*est)

**Parallel processing in FPGA-based digital circuits and systems**

Sklyarov, Valery; Skliarova, Ioulia 2013 [http://www.ester.ee/record=b2946103\\*est](http://www.ester.ee/record=b2946103*est)

**Performance evaluation for FPGA-based processing of tree-like structures**

Sklyarov, Valery; Skliarova, Ioulia; Mihailov, Dmitri; Sudnitsõn, Aleksander 19th IEEE International Conference on Electronics, Circuits, and Systems (IEEE ICECS), Sevilla, Spain, December 9-12, 2012 2012 / p. 217-220 : ill <https://ieeexplore.ieee.org/document/6463762>

**Programmeeritavad loogikaelemendid**

Roasto, Indrek Elektriaala 2006 / 1, lk. 24-26 : ill

**Resynthesis-based attacks against logic locking**

Almeida, Felipe; Aksoy, Levent; Nguyen, Quang-Linh; Dupuis, Sophie; Flottes, Marie-Lise; Pagliarini, Samuel Nascimento 2023 24th International Symposium on Quality Electronic Design (ISQED) : San Francisco, 5-7 April 2023 2023 / 8 p. : ill [https://doi.org/10.1109/ISQED57927.2023.10129403 Article at Scopus Article at WOS](https://doi.org/10.1109/ISQED57927.2023.10129403)

**3D parallel fault simulation**

Gorev, Maksim; Ubar, Raimund-Johannes Proceedings of the 8th Annual Conference of the Estonian National Doctoral School in Information and Communication Technologies : December 5-6, 2014, Rakvere 2014 / p. 39-42 : ill

## **Translating behavioral VHDL for emulation**

**Ellerjee, Peeter; Reinsalu, Ujana; Arhipov, Anton** 25th IEEE NORCHIP Conference : Aalborg, Denmark, 19-20 November 2007  
2007 / ? p <https://ieeexplore.ieee.org/document/4481073>

## **Алгоритм генерирования тестов для комбинационных логических схем**

**Pall, I.; Ubar, Raimund-Johannes** XX студенческая научно-техническая конференция вузов Прибалтийских республик, Белорусской ССР и Молдавской ССР : тезисы докладов. Часть 1 1974 / с. 133 [https://www.estr.ee/record=b1306141\\*est](https://www.estr.ee/record=b1306141*est)

## **Декомпозиционный метод диагноза неисправностей в комбинационных схемах**

**Ubar, Raimund-Johannes** Анализ и моделирование технических устройств и систем АСУТП 1978 / с. 3-22 : илл  
[https://www.estr.ee/record=b2191003\\*est](https://www.estr.ee/record=b2191003*est) <https://digikogu.taltech.ee/et/item/00fbff38-ccfb-411c-ad55-0c6b943b766b>

## **Импульсные устройства : лабораторная работа № 5 : триггеры на логических элементах**

1988 [https://www.estr.ee/record=b1224918\\*est](https://www.estr.ee/record=b1224918*est)

## **Метод дедуктивного анализа тестов для логических схем**

**Vilup, Agu; Kitsnik, Peeter; Ubar, Raimund-Johannes** Вопросы технической диагностики 1977 / с. [?] [https://www.estr.ee/record=b2353473\\*est](https://www.estr.ee/record=b2353473*est)

## **Метод сжатия диагностических словарей для логических схем**

**Suga, M.; Ubar, Raimund-Johannes** XX студенческая научно-техническая конференция вузов Прибалтийских республик, Белорусской ССР и Молдавской ССР : тезисы докладов. Часть 1 1974 / с.135-136 [https://www.estr.ee/record=b1306141\\*est](https://www.estr.ee/record=b1306141*est)

## **О синтезе логических схем : автореферат ... кандидата физико-математических наук**

Hanko, Piia 1965 [https://www.estr.ee/record=b1358931\\*est](https://www.estr.ee/record=b1358931*est)

## **О синтезе логических схем : диссертация на соискание ученой степени физико-математических наук**

Hanko, Piia 1964

## **Параллельное интерпретативное моделирование тестов для комбинационных логических схем**

**Puntso, T.; Ubar, Raimund-Johannes** XX студенческая научно-техническая конференция вузов Прибалтийских республик, Белорусской ССР и Молдавской ССР : тезисы докладов. Часть 1 1974 / с. 134 [https://www.estr.ee/record=b1306141\\*est](https://www.estr.ee/record=b1306141*est)

## **Применение алгебры Буля при проектировании схем автоматики : конспект лекций**

**Agur, Ustus** 1974 [https://www.estr.ee/record=b1292481\\*est](https://www.estr.ee/record=b1292481*est)

## **Разработка и исследование оптимизационных методов декомпозиционного синтеза управляющих автоматов в базисе программируемых логических устройств : автореферат ... кандидата технических наук (05.13.01)**

**Berkman, Boriss** 1989 [https://www.estr.ee/record=b1225548\\*est](https://www.estr.ee/record=b1225548*est)

## **Разработка и исследование оптимизационных методов декомпозиционного синтеза управляющих автоматов в базисе программируемых логических устройств : диссертация на соискание ученой степени кандидата технических наук**

**Berkman, Boriss** 1989 [https://www.estr.ee/record=b4636210\\*est](https://www.estr.ee/record=b4636210*est)

## **Система управления инвертором на диодтранзисторных логических элементах**

**Irs, Rein; Pikkov, Otto; Šilf, K.; Tomson, Jaan; Šadeiko, T.** Электромеханика. 3 1970 / с. 23-27 : илл  
[https://www.estr.ee/record=b2189951\\*est](https://www.estr.ee/record=b2189951*est) <https://digikogu.taltech.ee/et/item/ba0097d6-af8f-4557-96a1-ac545e315074/>

## **Управление процессами диагноза логических схем**

**Toome, T.; Ubar, Raimund-Johannes; Evertson, Teet** Тезисы докладов XXXI студенческой научно-технической конференции 1980 / с. 55-57 [https://www.estr.ee/record=b1319482\\*est](https://www.estr.ee/record=b1319482*est)