

Automatic diagnosis of simple design errors

Ubar, Raimund-Johannes; Borriane, Dominique TIMA annual report 1998 1999 / p. 97-98

Automatic diagnosis of simple design errors

Ubar, Raimund-Johannes; Borriane, Dominique Techniques of Informatics and Microelectronics for Computer Architecture 1999 / p. 91

Design error diagnosis in digital circuits without error model

Ubar, Raimund-Johannes; Borriane, Dominique VLSI : systems on a chip : IFIP TC10 WG10.5 Tenth International Conference on Very Large Scale Integration (VLSI'99) : December 1-4, 1999, Lisboa, Portugal 1999 / p. 281-292 : ill https://www.researchgate.net/publication/292157544_Design_Error_Diagnosis_in_Digital_Circuits_without_Error_Model

Formalization and validation of the std logic-1164 and numeric-std VHDL packages using the nqthm theorem prover

Dušina, Julia; Borriane, Dominique 2nd Workshop on Libraries, Component Modeling and Quality Assurance : proceedings : Toledo, Spain, April, 1997 1997 / p. 169-180

Formalization of finite state machines with data path for the verification of high-level synthesis

Borriane, Dominique; **Dušina, Julia;** Pierre, Laurence XI Brazilian Symposium on Integrated Circuit Design, September 30 - October 3, 1998, Rio de Janeiro, Brazil : proceedings 1998 / p. 99-102: ill <https://ieeexplore.ieee.org/document/715419>

Generation of tests for the localization of single gate design errors in combinational circuits using the stuck-at fault model

Ubar, Raimund-Johannes; Borriane, Dominique XI Brazilian Symposium on Integrated Circuit Design, September 30 - October 3, 1998, Rio de Janeiro, Brazil : proceedings 1998 / p. 51-54 <https://ieeexplore.ieee.org/document/715409>

Localization of single-gate design errors in combinational circuits by diagnostic information about stuck-at faults

Ubar, Raimund-Johannes; Borriane, Dominique Proceedings of the 2nd International Workshop on Design and Diagnostics of Electronic Circuits and Systems, Szczyrk, Poland, September 2-4, 1998 1998 / p. 73-79 https://www.researchgate.net/publication/238687832_Localization_of_Single_Gate_Design_Errors_in_Combinational_Circuits_by_Diagnostic_Information_about_Stuck-at_Faults

Single gate design error diagnosis in combinational circuits

Ubar, Raimund-Johannes; Borriane, Dominique Proceedings of the Estonian Academy of Sciences. Engineering 1999 / 1, p. 3-21: ill https://artiklid.elnet.ee/record=b1000315*est

Verification formelle des resultats de la synthese de Haut Niveau : [doktoriväitekirj]

Dušina, Julia 1999