

A VLSI implementation of RSA and IDEA encryption engine

Buldas, Ahto; Põldre, Jüri Proceedings [of the] 15th NORCHIP Conference, Tallinn, 10-11 November 1997 1997 / p. 281-288: ill

At-speed testing and test quality evaluation for high-performance pipelined systems Töökiirusest testimine ja testi kvaliteedi hindamine körgjöudlus-konveierarhitektuuriga süsteemidele

Gorev, Maksim 2015 <https://digi.lib.ttu.ee/i/?3953>

Automatic test generation system for VLSI

Jervan, Gert; Markus, Antti; Raik, Jaan; Ubar, Raimund-Johannes Proceedings of the First Electronic Circuits and Systems Conference : Bratislava, Slovakia, September 4-5, 1997 1997 / p. 255-258

CAD of CCD VLSI

Zaycev, S.N.; Kanunnikov, A.I.; Pugachev, A.A.; Shilin, V.A. Automation, simulation & measurement : ASM'91 : 3rd biennal conference, Tallinn, October 7-11, 1991. Section S / Tallinn Technical University 1992 / p. 120-122: ill

Control intensive digital system synthesis

Tammemäe, Kalle 1997 http://www.ester.ee/record=b1060033*est

DeepHLS: A complete toolchain for automatic synthesis of deep neural networks to FPGA

Riazati, Mohammad; Daneshbalab, Masoud; Sjodin, Mikael; Lisper, Bjorn ICECS 2020 - 27th IEEE International Conference on Electronics, Circuits and Systems, November 23-25, 2020, Virtual Conference : Proceedings 2020 / 4 p
<https://doi.org/10.1109/ICECS49266.2020.9294881>

Defect-oriented BIST quality analysis

Kruus, Helena; Ubar, Raimund-Johannes; Raik, Jaan BEC 2010 : 2010 12th Biennial Baltic Electronics Conference : proceedings of the 12th Biennial Baltic Electronics Conference : Tallinn University of Technology, October 4-6, 2010, Tallinn, Estonia 2010 / p. 153-156 : ill

Dependability improvements of NoC-based systems = Töökindluse parandamine kiipvõrkudel põhinevates süsteemides

Niazman, Behrad 2018 <https://digi.lib.ttu.ee/i/?9879>

Design obfuscation versus test

Farahmandi, Farimah; Sinanoglu, Ozgur; Blanton, Ronald; Pagliarini, Samuel Nascimento 2020 IEEE European Test Symposium (ETS) : ETS 2020, May 25 - 29, 2020, Tallinn, Estonia 2020 / 10 p <https://doi.org/10.1109/ETS48528.2020.9131590>

Design space exploration and optimisation for NoC-based timing sensitive systems

Tagel, Mihkel; Ellerjee, Peeter; Jervan, Gert BEC 2010 : 2010 12th Biennial Baltic Electronics Conference : proceedings of the 12th Biennial Baltic Electronics Conference : Tallinn University of Technology, October 4-6, 2010, Tallinn, Estonia 2010 / p. 177-180 : ill

Digital test in WEB-based environment

Ivask, Eero 2006 http://www.ester.ee/record=b2158119*est

Fault diagnosis of VLSI devices using alternative graph representation

Ubar, Raimund-Johannes Proceedings of the 8th Symposium on Microcomputer and Microprocessor Applications, Budapest, October 12-14, 1994. Vol. 1 1994 / p. 34-44

Functional test generation for finite state machines

Ubar, Raimund-Johannes; Brik, Marina; Jutman, Artur; Raik, Jaan; Bengtsson, Tomas; Kumar, Shashi BEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference 2006 / p. 205-208 : ill

Graph embedding in boolean hypercube

Fomina, Jelena; Zakrevskij, Arkadij BEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference 2006 / p. 131-134 : ill

High-level synthesis of control and memory intensive applications : thesis submitted to the Royal Institute of Technology in partial fulfillment of the requirements for the degree of Doctor of Technology

Ellerjee, Peeter 2000

Hybrid built-in self-test : methods and tools for analysis and optimization of BIST = Sisseehitatud hübridne isetestimine : meetodid ja vahendid analüüsiks ning optimeerimiseks

Orasson, Elmet 2007 http://www.ester.ee/record=b2305436*est

Multi-level test generation and fault diagnosis for finite state machines

Ubar, Raimund-Johannes; Brik, Marina Dependable computing : proceedings / EDCC-2, Second European Dependable

Optimization of built-in self-test in digital systems = Sisseehitatud enesetestimise optimeerimine digitaalsüsteemides
Kruus, Helena 2011

Representing transparency conditions in test generation for VLSI by decision diagrams

Ubar, Raimund-Johannes Proceedings of the First Electronic Circuits and Systems Conference : Bratislava, Slovakia, September 4-5, 1997 1997 / p. 213-216

Riistvara kirjeldamiskeel - VHDL : metoodiline materjal

Tammemäe, Kalle 2003 http://www.esther.ee/record=b1605950*est

Riistvara kirjeldamiskeel VHDL : metoodiline materjal

Tammemäe, Kalle 2002 http://www.esther.ee/record=b1605950*est

Runtime contention and bandwidth-aware adaptive routing selection strategies for networks-on-chip

Samman, Faizal; **Hollstein, Thomas**; Glesner, Manfred IEEE transactions on parallel and distributed systems 2013 / p. 1411-1421 : ill

System-level design of timing-sensitive network-on-chip based dependable systems = Kiipvõrkudel põhinevate ajakriitiliste ja töökindlate süsteemide kõrgtaseme disain

Tagel, Mihkel 2012 https://www.esther.ee/record=b2778263*est

Проектирование контролерпригодных дискретных систем : учебное пособие

Ubar, Raimund-Johannes 1988 https://www.esther.ee/record=b1225400*est