

A proposal for optimisation of low-powered FSM testing

Brik, Marina; Fomina, Jelena; Ubar, Raimund-Johannes Proceedings of IEEE East-West Design & Test Workshop (EWDWTW'05)
: Odessa, Ukraine, September 15-19, 2005 2005 / p. 15-20

A decomposition procedure for register-transfer level power management

Fomina, Jelena; Keevallik, Andres; Kruus, Margus; Sudnitsõn, Aleksander Proceedings of the International Conference on Computer Systems and Technologies (e-Learning) : CompSysTech'2003 : Sofia, Bulgaria, 19-20 June 2003 / p. 1.2-1 - 1.2-6
https://www.researchgate.net/publication/242107053_A_Decomposition_Procedure_for_Register-Transfer_Level_Power_Management

Desing of wavelet filter bank for JPEG 2000 standard

Hahanova, I.; Hahanov, V.; **Fomina, Jelena**; Bykova, V.; Sorudeykin, K. Proceedings of IEEE East-West DesignAMPTest International Workshop (EWDWTW'06) : Sochi, Russia 2006 / p. 327-331 <https://openarchive.nure.ua/items/5eb7b697-f891-42e3-9af1-142e0491e388>

Digital synthesis tools for education and research

Fomina, Jelena; Ellervee, Peeter; Kruus, Margus; Sudnitsõn, Aleksander; Tammemäe, Kalle Proc. 18th International Conference on Systems for Automation of Engineering and Research (SAER'2004) 2004 / p. 160-164

Entropic analysis of finite state mashines' networks

Fomina, Jelena; Keevallik, Andres; Sudnitsõn, Aleksander IEEE Design and Diagnostics of Electronic Circuits and Systems : Fifth International Workshop IEEE DDECS 2002, Brno, Czech Republic, April 17-19, 2002 : proceedings 2002 / p. 244-251 : ill

Entropy evaluations of information in finite state machines networks

Fomina, Jelena Proceedings of National Conference with International Participation : Stara Zagora 2002 : Stara Zagora, June 6-7, 2002. Vol. 1 2002 / p. 85-91

Extended finite state machine decomposition for low power

Fomina, Jelena; Sudnitsõn, Aleksander Proceedings 19th International Conference on Systems for Automation of Engineering and Research : SAER'2005 : Varna, Bulgaria, 2005 2005 / p. 126-131

FSM's network encoding guided by information relationship measure

Fomina, Jelena; Sudnitsõn, Aleksander; Vasiliev, Roman Boolean Problems : 6th International Workshop : September 23-24, 2004, Freiberg 2004 / p. 55-62

Graph embedding in boolean hypercube

Fomina, Jelena; Zakrevskij, Arkadij BEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference 2006 / p. 131-134 : ill

Information relationships for decomposition of finite state machine

Fomina, Jelena; Sudnitsõn, Aleksander Proceedings of East-West Design & Test Workshop (EWDWTW'04) : Yalta, Alushta, Crimea, Ukraine, September 23-26, 2004 2004 / p. 41-47

Low power finite state machine synthesis

Fomina, Jelena 2005 https://www.ester.ee/record=b2097121*est

Low power synthesis based on information theoretic measures

Fomina, Jelena; Keevallik, Andres; Sudnitsõn, Aleksander 23rd International Conference on Microelectronics : MIEL 2002, Niš, Yugoslavia, 12-15 May 2002 : proceedings 2002 / p. 699-702 <https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1003354>

Meditsiinitehnika ja -füüsika magistriõpe = Medical Technology and Physics Master studies

Hinrikus, Hiie; Nazarenko, Sergei; Fomina, Jelena Tervisetehnoloogiad eile, täna, homme : 30 aastat Tervisetehnoloogiate instituuti ning Eesti Biomeditsiinitehnika ja Meditsiinifüüsika Ühingu = Health technologies yesterday, today and tomorrow : 30 years of the Department of Health Technologies and the Estonian Society for Biomedical Engineering and Medical Physics 2024 / lk. 23-26, p. 23-26 : ill

A new approach to state encoding of low power FSM

Fomina, Jelena; Brik, Marina; Sudnitsõn, Aleksander; Vasiliev, Roman Proceedings of IEEE East-West Design & Test Workshop : EWDWTW'05 : Ukraine 2005 / p. 21-26

Optimization of FSMs network by new encoding strategy

Fomina, Jelena; Sudnitsõn, Aleksander; Vasiliev, Roman BEC 2004 : proceedings of the 9th Biennial Baltic Electronics Conference : October 3-6, 2004, Tallinn, Estonia 2004 / p. 119-122 : ill

Testability analysis of digital design verification

Hahanov, V.; Kaminska, M.; **Fomina, Jelena** BEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference 2006 / p. 171-174 :

Web-based system for sequential machines decomposition

Devadze, Sergei; Fomina, Jelena; Kruus, Margus; Sudnitsõn, Aleksander The IEEE Region 8 EUROCON 2003 : Computer as a Tool : 22-24. September 2003, Ljubljana, Slovenia : proceedings. Volume A 2003 / p. 57-61 : ill
https://pld.ttu.ee/decomposition/publications/Sudnitsõn-EUROCON_v5%20_1_.pdf

Web-based tools for finite state machine decomposition with analysis of information flows

Fomina, Jelena; Keevallik, Andres; Kruus, Margus; Sudnitsõn, Aleksander BEC 2002 : proceedings of the 8th Biennial Baltic Electronics Conference : October 6-9, 2002, Tallinn, Estonia 2002 / p. 165-168 : ill