

Hierarchical analysis of short defects between metal lines in CMOS IC

Pleskacz, Witold A.; **Jenihhin, Maksim; Raik, Jaan; Rakowski, Michal; Ubar, Raimund-Johannes;** Kuzmicz, Wieslaw

Proceedings : 11th EUROMICRO Conference on Digital System Design : Architectures, Methods and Tools : (DSD 2008) :

September 3-5, 2008, Parma, Italy 2008 / p. 729-734 : ill

Layout to logic defect analysis for hierarchical test generation

Jenihhin, Maksim; Raik, Jaan; Ubar, Raimund-Johannes; Pleskacz, Witold A.; Rakowski, Michal Proceedings of the 2007 IEEE

Workshop on Design and Diagnostic Circuits and Systems : April 11-13, 2007, Krakow, Poland 2007 / p. 35-40 : ill

<http://dx.doi.org/10.1109/DDECS.2007.4295251>