• SynAssert: automated synthesis of CSCA leakage patterns into cost-effective security assertionsAzarpeyvand, Ali Azarpeyvand; Eslami, Mohammad; Jervan, Gert; Raik, Jaan; Ghasempouri, TaraProceedings of 2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)2025 / 6 p. : ill https://doi.org/10.1109/ISVLSI65124.2025.11130310 https://www.scopus.com/sourceid/21100286357 https://www.scopus.com/pages/publications/105016199367?origin=resultslist https://www.webofscience.com/wos/woscc/full-record/WOS:001575951700061
• Translating Common Security Assertions Across Processor Designs : A RISC-V Case StudyImtiaz, Sharjeel; Reinsalu, Uljana; Ghasempouri, Tara2025 IEEE International Symposium on Circuits and Systems (ISCAS)2025 / 5 p https://doi.org/10.1109/ISCAS56072.2025.11043977