Correct reuse of complex design units during high level synthesis : verification issues

statement of authorship
J. Dushina, ... [et al.]
source
IEEE International High Level Design Validation and Test Workshop, Oakland, California, USA, November 15-16, 1996 : proceedings
location of publication
[S.l.]
year of publication
language
inglise