Hierarchical defect-oriented fault simulation for digital circuits

statement of authorship
M.Blyzniuk, T.Cibakova, E.Gramatova, W.Kuzmicz, M.Lobur, W.Pleskacz, J.Raik, R.Ubar
location of publication
Cascais
year of publication
pages
p. 151-156
language
inglise