Generation of tests for the localization of single gate design errors in combinational circuits using the stuck-at fault model (title)

types of item

Number of records 1, displaying 1 - 1