

Berechnung von Booleschen Ableitungen bei der Testsatzanalyse für digitale Schaltungen

Ubar, Raimund-Johannes Nachrichtentechnik, Elektronik : technisch-wissenschaftliche Zeitschrift für die gesamte elektronische Nachrichtentechnik 1977 / p. 21-23 : ill https://www.ester.ee/record=b1550811*est

Boolean automata and atoms of regular languages

Tamm, Hellis 46th International Symposium on Mathematical Foundations of Computer Science, MFCS 2021, August 23-27, 2021, Tallinn, Estonia : proceedings 2021 / art. 86, p. 86:1–86:13 <https://doi.org/10.4230/LIPLCS.MFCS.2021.86> [Conference Proceedings at Scopus](#) [Article at Scopus](#)

Boolean fault diagnosis with structurally synthesized BDDs

Ubar, Raimund-Johannes Recent progress in the Boolean domain 2014 / p. 303-331 : ill

Combinatorial calculations in many-dimensional Boolean space

Zakrevskij, Arkadij 2012 http://www.ester.ee/record=b2771638*est

Cycle-based simulation with decision diagrams

Ubar, Raimund-Johannes; Morawiec, Adam; Raik, Jaan Design, Automation and Test in Europe : DATE : Conference and Exhibition 1999 : Munich, Germany, March 9-12, 1999 : proceedings 1999 / p. 454-458: ill <https://ieeexplore.ieee.org/document/761165>

Digital logic simulation with compressed BDDs

Ubar, Raimund-Johannes; Mironov, Dmitri; Devadze, Sergei; Raik, Jaan Proceedings : 2011 IEEE International Conference on Computer Science and Automation Engineering : June 10-12, 2011, Shanghai, China 2011 / p. 105-109 : ill <https://ieeexplore.ieee.org/document/5952643>

Formalization of finite state machines with data path for the verification of high-level synthesis

Borrione, Dominique; **Dušina, Julia**; Pierre, Laurence XI Brazilian Symposium on Integrated Circuit Design, September 30 - October 3, 1998, Rio de Janeiro, Brazil : proceedings 1998 / p. 99-102: ill <https://ieeexplore.ieee.org/document/715419>

From equations to distinctions: Two interpretations of effectful computations

Voorneveld, Niels Proceedings of the 8th Workshop on Mathematically Structured Functional Programming, MSFP '20, Dublin, Ireland, 25 April 2020 2020 / p. 1-17 <https://doi.org/10.4204/EPTCS.317.1> [Conference Proceedings at Scopus](#) [Article at Scopus](#) [Article at WOS](#)

Hardware/software co-design in extensible processing platforms for combinatorial search algorithms

Skliarova, Ioulia; Sklyarov, Valery; **Rjabov, Artjom; Sudnitsõn, Aleksander** MELECON 2014 : 2014 17th IEEE Mediterranean Electrotechnical Conference : 13-16 April 2014, Beirut, Lebanon 2014 / p. 462-466 : ill <https://doi.org/10.1109/MELCON.2014.6820578> [Conference proceedings at Scopus](#) [Article at Scopus](#) [Article at WOS](#)

Multiplekserite võrkude süntees Boole'i funktsioonide informatiivse keerukushinnangu alusel

Tampuu, E.; Keevallik, Andres XXXII üliõpilaste teaduslik-tehnilise konverentsi ettekannete teesid : pühendatud V. I. Lenini 110. sünniaastapäevale : 16.-18. aprill 1980 1981 / lk. 92 https://www.ester.ee/record=b1322611*est

Multiple-objective backtrace for solving test generation constraints

Mekler, A.; **Raik, Jaan** International Symposium on System-on-Chip : November 19-21, 2003, Tampere, Finland : proceedings 2003 / p. 123-126 : ill <https://ieeexplore.ieee.org/document/1267732>

Normalization by evaluation for lambda 2

Altenkirch, Thorsten; **Uustalu, Tarmo** Functional and Logic Programming : 7th International Symposium, FLOPS 2004 : Nara, Japan, April 7-9, 2004 : proceedings 2004 / p. [260]-275

On SSBDD model size & complexity

Jutman, Artur ECS'03 : proceedings of the 4th Electronic Circuits and Systems Conference : September 11-12, 2003, Bratislava, Slovakia 2003 / p. 17-22 https://pld.ttu.ee/~artur/papers/SSBDD_Model_Size-ECS03.pdf

Optimization in Boolean space

Zakrevskij, Arkadij; Pottosin, Yu.; Cheremisinova, L. 2009 http://www.ester.ee/record=b2461762*est

Peirce's sequent proofs of distributivity

Ma, Minghui; **Pietarinen, Ahti-Veikko** Logic and Its Applications : 7th Indian Conference, ICLA 2017, Kanpur, India, January 5-7, 2017 : proceedings 2017 / p. 168-182 https://doi.org/10.1007/978-3-662-54069-5_13 [Conference proceedings at Scopus](#) [Article at Scopus](#) [Article at WOS](#)

Probabilistic equivalence checking based on high-level decision diagrams

Karputkin, Anton; Ubar, Raimund-Johannes; Tombak, Mati; Raik, Jaan Proceedings of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems : April 13-15, 2011, Gottbus, Germany 2011 / p. 423-428 : ill <https://ieeexplore.ieee.org/document/5783130>

Timing simulation of digital circuits with binary decision diagrams

Ubar, Raimund-Johannes; Jutman, Artur; Peng, Z. Design, Automation and Test in Europe : Conference and Exhibition 2001 : Munich, Germany, March 13-16, 2001 : proceedings 2001 / p. 460-466 : ill <https://ieeexplore.ieee.org/document/915063>

Using SAT-based techniques in low power state assignment

Sagahyroon, Assim; Aloul, Fadi; **Sudnitsõn, Aleksander** Journal of circuits, systems, and computers 2011 / p. 1605-1618 : ill <https://www.worldscientific.com/doi/10.1142/S0218126611007980>

Классификация булевых функции

Henno, Jaak VII Всесоюзная конференция по математической логике, посвященная 75-летию академика А.И. Мальцева, Новосибирск, 5-7 сент. 1984 г. : Тез. докл. 1984 / с. 98-99

Построение сокращенных дизъюнктивных нормальных форм булевых функций методом масок

Mihejeva, Ludmilla; Salum, H. Eesti NSV Teaduste Akadeemia toimetised. Füüsika. Matemaatika = Известия Академии наук Эстонской ССР. Физика. Математика = Proceedings of Academy of Sciences of the Estonian SSR. Physics. Mathematics 1969 / lk. 458-460 https://www.ester.ee/record=b1264320*est