

**Automated software-based in-field self-test program synthesis**

**Jasnetski, Artjom; Ubar, Raimund-Johannes; Tšertov, Anton** International journal of microelectronics and computer science  
2017 / p. 57-64 : ill

**Automated software-based self-test generation for microprocessors**

**Jasnetski, Artjom; Ubar, Raimund-Johannes; Tšertov, Anton** Proceedings of the 24st International Conference Mixed Design of Integrated Circuits and Systems : MIXDES 2017 : Bydgoszcz, Poland, June 19-21, 2014 2017 / p. 453-458 : ill  
<https://doi.org/10.23919/MIXDES.2017.8005252>

**New fault models and self-test generation for microprocessors using High-Level Decision Diagrams**

**Jasnetski, Artjom; Raik, Jaan; Tšertov, Anton; Ubar, Raimund-Johannes** 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems DDECS 2015 : 22-24 April 2015, Belgrade, Serbia : proceedings 2015 / p. 251-254 : ill

**On automatic software-based self-test program generation based on high-Level decision diagrams**

**Jasnetski, Artjom; Ubar, Raimund-Johannes; Tšertov, Anton** LATS 2016 : 17th IEEE Latin-American Test Symposium, Foz do Iguaçu, Brazil, 6th-9th April 2016 2016 / p. 177 <http://dx.doi.org/10.1109/LATW.2016.7483357>

**Software-based self-test generation for microprocessors with high-level decision diagrams**

**Ubar, Raimund-Johannes; Tšertov, Anton; Jasnetski, Artjom; Brik, Marina** LATW2014 : 15th IEEE Latin-American Test Workshop : Fortaleza, Brazil, March 12th-15th, 2014 2014 / [6] p. : ill