

A logic programming perspective on rules

Sterling, Leon; **Taveter, Kuldar** Handbook of research on emerging rule-based languages and technologies : open solutions and approaches 2009 / p. 195-213

Design and test technology for dependable systems-on-chip

2011 https://www.ester.ee/record=b4467408*est

Diagnostic modeling of digital systems with multi-level decision diagrams

Ubar, Raimund-Johannes; Raik, Jaan; Jutman, Artur; Jenihhin, Maksim Design and test technology for dependable systems-on-chip 2011 / p. 92-118 : ill

Handbook of research on emerging rule-based languages and technologies : open solutions and approaches

Giurca, Adrian; Gašević, Dragan; **Taveter, Kuldar** 2009

Handbook of research on emerging rule-based languages and technologies : open solutions and approaches

Giurca, Adrian; Gašević, Dragan; **Taveter, Kuldar** 2009

High-level decision diagram simulation for diagnosis and soft-error analysis

Raik, Jaan; Repinski, Urmaz; Jenihhin, Maksim; Chepurov, Anton Design and test technology for dependable systems-on-chip 2011 / p. 294-309 : ill

High-speed logic level fault simulation

Ubar, Raimund-Johannes; Devadze, Sergei Design and test technology for dependable systems-on-chip 2011 / p. 310-335 : ill

Preface

Ubar, Raimund-Johannes; Raik, Jaan; Vierhaus, Heinrich Theodor Design and test technology for dependable systems-on-chip 2011 / p. xxii-xxviii

Sequential test set compaction in LFSR reseeding

Jutman, Artur; Alekseev, Igor; Raik, Jaan Design and test technology for dependable systems-on-chip 2011 / p. 476-493 : ill

Some experiences of e-learning in the moodle e-learning environment

Siirak, Virve Information and communication technologies, society and human beings : theory and framework 2010 / p. 307-312

System-level design of NoC-based dependable embedded systems

Tagel, Mihkel; Ellervee, Peeter; Jervan, Gert Design and test technology for dependable systems-on-chip 2011 / p. 1-36 : ill