

Address-based data processing over N-ary trees

Sklyarov, Valery; Skliarova, Iuliia; **Kruus, Margus; Mihhailov, Dmitri; Sudnitsõn, Aleksander** EuroCon 2013 : 01-04 July 2013, Zagreb, Croatia 2013 / p. 1790-1797 : ill

Advanced topics of FSM design using FPGA educational boards and web-based tools

Sudnitsõn, Aleksander; Mihhailov, Dmitri; Kruus, Margus East-West Design & Test Symposium : Moscow, September 18-21, 2009 2009 / p. 446-449 <https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5742086>

Application-specific hardware accelerator for implementing recursive sorting algorithms

Mihhailov, Dmitri; Sklyarov, Valery; Skliarova, Iuliia; Sudnitsõn, Aleksander Proceedings of the IEEE International Conference on Field Programmable Technology (FPT'10) : Beijing, China Dec. 8-10, 2010 2010 / p. 269-272 : ill
<https://ieeexplore.ieee.org/document/5681486>

Applying FPGA partial reconfiguration for digital system simulation

Arhipov, Anton; Ellervee, Peeter Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK kolmanda aastakonverentsi artiklite kogumik : 25.-26. aprill 2008, Voore külalistemaja 2008 / p. 145-148 : ill

An area aware accelerator for elliptic curve point multiplication

Imran, Malik; Pagliarini, Samuel Nascimento; Rashid, Muhammad Haroon 27th IEEE International Conference on Electronics Circuits and Systems, (ICECS) 2020, Glasgow, UK, Virtual Conference, November 23-25, 2020 : proceedings 2020 / 4 p
<https://doi.org/10.1109/ICECS49266.2020.9294908>

Automatic circuit partitioning for FPGAs

Krupnova, Helena; Abbara, A.; Brasen, D.; Saucier, Gabriele BEC'96 : the 5th Biennial Baltic Electronics Conference, October 7-11, 1996, Tallinn, Estonia : proceedings 1996 / p. 389-392: ill

Clock manipulation for heterogeneous emulation environment

Ellervee, Peeter; Arhipov, Anton; Tammemäe, Kalle Proceedings [of] 24th IEEE Norchip Conference : Linköping, Sweden, 20-21 November 2006 2006 / p. 213-216 : ill <https://ieeexplore.ieee.org/abstract/document/4126984>

Combining multiple sound sources localization hybrid algorithm and fuzzy rule based classification for real-time speaker tracking application

Ibala, Christian; **Astapov, Sergei; Riid, Andri** International journal of microelectronics and computer science 2013 / p. 12-25 : ill
https://www.researchgate.net/publication/261467057_Combining_Multiple_Sound_Sources_Localization_Hybrid_Algorithm_and_Fuzzy_Rule_Based_Classification_for_Real-time_Speaker_Tracking_Application

Design of FPGA-based circuits using hierarchical finite state machines

Skliarova, Iuliia; Sklyarov, Valery; **Sudnitsõn, Aleksander** 2012 http://www.ester.ee/record=b2857138*est

Division algorithms - from past to present chance to improve area time and complexity for digital applications

Patankar, Udayan Sunil; Flores, Miguel E.; Koel, Ants LAEDC 2020 : Latin American Electron Devices Conference, San José, Costa Rica, February 25-28, 2020 2020 / 4 p <https://doi.org/10.1109/LAEDC49063.2020.9073050>

EEG analyzer prototype based on FPGA

Jenihhin, Maksim; Gorev, Maksim; Pesonen, Vadim; Mihhailov, Dmitri; Ellervee, Peeter; Hinrikus, Hiie; Bachmann, Maie; Lass, Jaanus 7th International Symposium on Image and Signal Processing and Analysis (ISPA 2011) : September 4-6, 2011, Dubrovnik, Croatia : proceedings 2011 / p. 101-106 : ill <https://ieeexplore.ieee.org/document/6046588>

An efficient FPGA-based architecture for contractive autoencoders

Kerner, Madis; Tammemäe, Kalle; Raik, Jaan; Hollstein, Thomas 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 3 – 6 May 2020, Fayetteville, Arkansas : proceedings 2020 / p. 230-230
<https://doi.org/10.1109/FCCM48280.2020.00062>

Environment for fault simulation acceleration on FPGA

Ellervee, Peeter; Raik, Jaan; Tihomirov, Valentin BEC 2004 : proceedings of the 9th Biennial Baltic Electronics Conference : October 3-6, 2004, Tallinn, Estonia 2004 / p. 217-220 : ill

Fast processing of non-repeated values in hardware

Skliarova, Iuliia; Sklyarov, Valery; **Sudnitsõn, Aleksander** Elektronika ir elektrotehnika = Electronics and electrical engineering 2017 / p. 74-77 : ill <https://doi.org/10.5755/j01.eie.23.3.18336> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

Fault emulation on FPGA : a feasibility study

Ellervee, Peeter; Raik, Jaan; Tihomirov, Valentin IEEE NORCHIP 2003 : 21 Norchip Conference : Riga, Latvia, 10-11 November 2003 : proceedings 2003 / p. 92-95 : ill https://www.researchgate.net/publication/246171898_Fault_Emulation_on_FPGA_A_Feasibility_Study

Field-programmable logic and applications : from FPGAs to computing paradigm : 8th International Workshop, FPL'98, Tallinn, Estonia, August 31-September 3, 1998 : proceedings

Hartenstein, Reiner W.; Keevallik, Andres 1998 https://www.ester.ee/record=b1435446*est

FPGA design flow with automated test generation

Elst, G.; Diener, Karl-Heinz; Ivask, Eero; Raik, Jaan; Ubar, Raimund-Johannes Proc. of German 11th Workshop on Test Technology and Reliability of Circuits and Systems : Potsdam, 1999 1999 / p. 120-123
<https://masters.donntu.ru/2010/fknt/masyakin/library/article7.pdf>

FPGA netlist partitioning onto heterogeneous FPGA boards

Zahm, U.; Glesner, M. BEC : Baltic Electronics Conference : proceedings of the 4th Biennial Conference, October 9-14, 1994, Tallinn (Estonia). 2 1994 / p. 397-404: ill https://www.ester.ee/record=b2150914*est

FPGA platform based digital design education

Mihhailov, Dmitri; Kruus, Margus; Sudnitsõn, Aleksander Proceedings of the 9th International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing : CompSysTech'2008. Vol. 374, ACM International Conference Proceeding Series 2008 / p. IV.4-1 - IV.4-6 : ill <https://dl.acm.org/doi/pdf/10.1145/1500879.1500938>

FPGA technological mapping for low power implementation

Kasirova, Lilia; Evertson, Teet; Tveretina, Olga Proceedings of the 4th International Workshop Mixed Design of Integrated Circuits and Systems : MIXDES'97 : Poznan, Poland, 12-14 June 1997 1997 / p. 259-264

FPGA-based critical computing : TEMPUS and FP7 projects issues

Kharchenko, Vyacheslav; Vain, Jüri; Krispin, Madli 10th European Workshop on Microelectronics Education : EWME 2014 : May 14-16, 2014, Tallinn, Estonia 2014 / p. 74-79 : ill

FPGA-based embedded virtual instrumentation = FPGA-sisesed virtuaalsed test- ja mõõtevahendid

Aleksejev, Igor 2013 http://www.ester.ee/record=b2927687*est

FPGA-based time and cost effective Hamming weight comparators for binary vectors

Sklyarov, Valery; Skliarova, Iuliia; Sudnitsõn, Aleksander; Kruus, Margus Proceedings : EUROCON 2015 : Salamanca, Spain, 8th-11th September 2015 / p. 328-333 : ill <http://dx.doi.org/10.1109/EUROCON.2015.7313700>

FSM decomposition with application to FPGA synthesis

Sudnitsõn, Aleksander; Mihhailov, Dmitri; Kruus, Margus; Tarletski, Konstantin International Conference on Computer Systems and Technologies - CompSysTech'09 : Ruse, Bulgaria 2009 / p. IV.4.1-IV.4.6 <https://dl.acm.org/doi/10.1145/1731740.1731820>

Hardware implementation of recursive sorting algorithms using tree-like structures and HFSM models = Rekursiivsete sortimisalgoritmide riistvaraline realiseerimine kasutades puulaadseid struktuure ja HFSM mudeleid

Mihhailov, Dmitri 2011 https://www.ester.ee/record=b2748823*est

Implementation in FPGA of address-based data sorting

Sklyarov, Valery; Skliarova, Iuliia; Mihhailov, Dmitri; Sudnitsõn, Aleksander 21st International Conference on Field Programmable Logic and Applications : FPL 2011 : Chania, Crete, Greece, 5-7 September 2011 2011 / p. 405-410 : ill
https://www.researchgate.net/publication/220760392_Implementation_in_FPGA_of_Address-Based_Data_Sorting

Leveraging FPGA Reconfigurability as an Obfuscation Asset = FPGA ümberkonfigureeritavuse rakendamine hõlgustamise vahendina

Abideen, Zain UI 2024 <https://digikogu.taltech.ee/et/Item/660d923b-44d2-4993-898f-324ab2088199>
https://www.ester.ee/record=b5649944*est <https://doi.org/10.23658/taltech.1/2024>

Methodology and international collaboration in teaching reconfigurable systems

Sklyarov, Valery; Skliarova, Iuliia; Sudnitsõn, Aleksander The 2012 IEEE Global Engineering Education Conference (IEEE EDUCON 2012), Marrakesh, Morocco, Apr. 17-20, 2012 2012 / p. 1143-1152 : ill
https://www.researchgate.net/publication/254034783_Methodology_and_international_collaboration_in_teaching_reconfigurable_systems

Modular exponent realization on FPGAs

Põldre, Jüri; Tammemäe, Kalle; Mandre, Marek Field-programmable logic and applications : from FPGAs to computing paradigm : 8th International Workshop, FPL'98, Tallinn, Estonia, August 31-September 3, 1998 : proceedings 1998 / p. 336-347: ill

Moving average filter block implementation using USP-Awadhoot divider

Patankar, Udayan Sunil; Flores, Miguel E.; Koel, Ants; Patankar, Sunil 2024 19th Biennial Baltic Electronics Conference (BEC) 2024 / 6 p <https://doi.org/10.1109/BEC61458.2024.10737938> [Conference proceedings at Scopus](#) [Article at Scopus](#) [Article at WOS](#)

Network-based hardware accelerators for parallel data processing = Võrgupõhised riistvarakiirendid paralleelseks andmetöötluseks

Rjabov, Artjom 2017 <https://digi.lib.ttu.ee/i/?8436> https://www.ester.ee/record=b4685402*est

Neutral-point-clamped quasi-Z-source inverter with field-programmable gate array based control

Stepenko, Serhii; Husev, Oleksandr; Vinnikov, Dmitri 12th International Symposium "Topical Problems in the Field of Electrical and Power Engineering." Doctoral School of Energy and Geotechnology II : Kuressaare, Estonia, June 11-16, 2012 2012 / p. 76-77 : ill

A new concept for a self-learning kit for FPGA design

Hollstein, Thomas; Zahm, U.; Wehn, N.; Herpel, H.-J.; Glesner, M. BEC : Baltic Electronics Conference : proceedings of the 4th Biennial Conference, October 9-14, 1994, Tallinn (Estonia). 2 1994 / p. 405-410 : ill https://www.ester.ee/record=b2150914*est

A new FPGA-based detection method for spurious variations in PCBA power distribution network

Odintsov, Sergei; Bozzoli, Ludovica; De Sio, Corrado; Sterpone, Luca; Jutman, Artur 2019 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Cluj-Napoca, Romania : proceedings 2019 / 6 p. : ill <https://doi.org/10.1109/DDECS.2019.8724662>

Novel architectures for contractive autoencoders with embedded learning

Kerner, Madis; Tammemäe, Kalle; Raik, Jaan; Hollstein, Thomas 2020 17th Biennial Baltic electronics conference, Tallinn, Estonia, October 6-8, 2020 : proceedings 2020 / 6 p. : ill <https://doi.org/10.1109/BEC49624.2020.9277246>

A novel high-speed camera system for capturing microfluidic droplets

Rütter, Veiko; Pärnamets, Kaiser; Pardy, Tamas; Koel, Ants; Scheler, Ott; Rang, Toomas 2025 Smart Systems Integration Conference and Exhibition (SSI) 2025 / 4 p <https://doi.org/doi.org/10.1109/SSI65953.2025.11107215>

Open source on-chip logic analyzer for FPGA-s

Ehrenpreis, Lauri; Ellervee, Peeter; Tammemäe, Kalle BEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference 2006 / p. 99-102 : ill

Optimization of address-based data sorting unit with external memory support

Mihhailov, Dmitri; Rjabov, Artjom; Sklyarov, Valery; Skliarova, Ioulia; Sudnitsõn, Aleksander CompSysTech'13 : proceedings of the 14th International Conference on Computer Systems and Technologies 2013 / p. 83-90 : ill <https://doi.org/10.1145/2516775.2516807>
[Conference Proceedings at Scopus](#) [Article at Scopus](#)

Optimization of boundary scan tests using FPGA-based efficient scan architectures

Aleksejev, Igor; Devadze, Sergei; Jutman, Artur; Shibin, Konstantin Journal of electronic testing : theory and applications (JETTA) 2016 / p. 245-255 : ill <https://doi.org/10.1007/s10836-016-5588-y> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

Optimization of FPGA-based circuits for recursive data sorting

Mihhailov, Dmitri; Sklyarov, Valery; Skliarova, Ioulia; Sudnitsõn, Aleksander BEC 2010 : 2010 12th Biennial Baltic Electronics Conference : proceedings of the 12th Biennial Baltic Electronics Conference : Tallinn University of Technology, October 4-6, 2010, Tallinn, Estonia 2010 / p. 129-132 : ill

Optimization of recursive sorting algorithms for implementation in hardware

Mihhailov, Dmitri; Sklyarov, Valery; Skliarova, Ioulia; Sudnitsõn, Aleksander Proceedings of 22nd International Conference on Microelectronics (ICM 2010) : Cairo, Egypt, Dec. 19-22, 2010 2010 / p. 471-474 : ill
https://www.researchgate.net/publication/224213497_Optimization_of_recursive_sorting_algorithms_for_implementation_in_hardware

Parallel FPGA-based implementation of recursive sorting algorithms

Mihhailov, Dmitri; Sklyarov, Valery; Skliarova, Ioulia; Sudnitsõn, Aleksander 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010) : Cancun, Mexico, December 13-15, 2010 2010 / p. 121-126 : ill
https://www.researchgate.net/publication/221437230_Parallel_FPGA-Based_Implementation_of_Recursive_Sorting_Algorithms

Parallel processing in FPGA-based digital circuits and systems

Sklyarov, Valery; Skliarova, Ioulia 2013 http://www.ester.ee/record=b2946103*est

Performance evaluation for FPGA-based processing of tree-like structures

Sklyarov, Valery; Skliarova, Ioulia; **Mihhailov, Dmitri; Sudnitsõn, Aleksander** 19th IEEE International Conference on Electronics, Circuits, and Systems (IEEE ICECS), Sevilla, Spain, December 9-12, 2012 2012 / p. 217-220 : ill
<https://ieeexplore.ieee.org/document/6463762>

Polynomial curve fitting by substitution

Gorev, Maksim; Pesonen, Vadim; Ellervee, Peeter FPGAWorld'11 : the 8th Annual FPGAWorld Conference : Copenhagen, Stockholm, Munich, September 12-15, 2011 2011 / [4] p.: ill <https://dl.acm.org/doi/pdf/10.1145/2157871.2157872>

Preface

Hollstein, Thomas; Raik, Jaan; Kostin, Sergei; Tšertov, Anton; O'Connor, Ian; Reis, Ricardo VLSI-SoC: System-on-Chip in the Nanoscale Era – Design, Verification and Reliability, 24th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2016, Tallinn, Estonia, September 26-28, 2016 : Revised Selected Papers 2017 / p. V-VI
<https://link.springer.com/book/10.1007/978-3-319-67104-8> [Conference proceedings at Scopus](#) [Article at Scopus](#)

Processing N-ary trees in reconfigurable hardware

Sklyarov, Valery; Skliarova, Iouliia; Sudnitsõn, Aleksander 2013 25th International Conference on Microelectronics (ICM) : 15–18 December 2013, Beirut-Lebanon 2013 / p. 13-16 : ill

Processing tree-like data structures in different computing platforms

Sklyarov, Valery; Skliarova, Iouliia; Oliveira, Ramiro; **Mihhailov, Dmitri; Sudnitsõn, Aleksander** 2011 International Conference on Information and Computer Applications (ICICA 2011) : Dubai, United Arab Emirates, March 18-20, 2011 2011 / p. 112-116 : ill
https://sweet.ua.pt/iouliia/Papers/2011/rp025_ICICA2011-A067.pdf

PSL assertion checkers synthesis with ASM based HLS tool ABELITE

Jenihhin, Maksim; Baranov, Samary; **Raik, Jaan; Tihhomirov, Valentin** LATW 2012 : 13th IEEE Latin-American Test Workshop proceedings : April 10th-13th, 2012, Quito, Ecuador 2012 / [6 p.] : ill <https://ieeexplore.ieee.org/document/6261251>

Real-time regulation of beam-based feedback : implementing an FPGA solution for a continuous wave linear accelerator

Maalberg, Andrei; Kuntzsch, Michael; **Petlenkov, Eduard** Sensors 2022 / art. 6236, 22 p. : ill <https://doi.org/10.3390/s22166236>
[Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

Reconfigurable multiplier for virtex FPGA family

Põldre, Jüri; Tammemäe, Kalle Field-programmable logic and applications : 9th International Workshop, FPL'99, Glasgow, UK, August 30-September 1, 1999 : proceedings 1999 / p. 359-364 : ill https://link.springer.com/chapter/10.1007/978-3-540-48302-1_38

Recursion and hierarchy in digital design and prototyping : a case study

Mihhailov, Dmitri; Kruus, Margus; Sklyarov, Valery; Skliarova, Iouliia; **Sudnitsõn, Aleksander** Computer Systems and Technologies : 12th International Conference, CompSysTech'11 : Vienna, Austria, June 16-17, 2011 : proceedings 2011 / p. 45-50 : ill
<https://dl.acm.org/doi/pdf/10.1145/2023607.2023616>

Solving computationally intensive problems in reconfigurable hardware : a case study

Skliarova, Iouliia; Vallejo, Tiago; Sklyarov, Valery; **Sudnitsõn, Aleksander; Kruus, Margus** Journal of convergence information technology (JCIT) : an international journal 2013 / p. 601-609 : ill

Systematic unsupervised recycled field-programmable gate array detection

Isaka, Yuya; Shintani, Michihiro; **Ahmed, Foisal;** Inoue, Michiko IEEE transactions on device and materials reliability 2022 / 10 p. : ill
<https://doi.org/10.1109/TDMR.2022.3164788> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

Unsupervised recycled FPGA detection using symmetry analysis

Tarique, Tanvir Ahmad; **Ahmed, Foisal; Jenihhin, Maksim;** Ali, Liakot 12th International Conference on Electrical and Computer Engineering : ICECE 2022 2022 / p. 437-440 <https://doi.org/10.1109/ICECE57408.2022.10088856>

User-guided hierarchical FPGA partitioning

Krupnova, Helena; Saucier, Gabriele BEC'98 : the 6th Biennial Conference on Electronics and Microsystems Technology, October 7-9, 1998, Tallinn, Estonia : proceedings 1998 / p. 187-190: ill

Ways for board and system test to benefit from FPGA embedded instrumentation

Ehrenberg, Heiko; **Odintsov, Sergei; Devadze, Sergei; Jutman, Artur; Aleksejev, Igor;** Wenzel, Thomas 2019 IEEE AUTOTESTCON 2019 / 10 p : ill <https://doi.org/10.1109/AUTOTESTCON43700.2019.8961057>