

Correct reuse of complex design units during high level synthesis : verification issues

Dušina, Julia IEEE International High Level Design Validation and Test Workshop, Oakland, California, USA, November 15-16, 1996 : proceedings 1996