## A hybrid BIST architecture and its optimization for SoC testing

**Jervan, Gert**; Peng, Zebo; **Ubar, Raimund-Johannes**; **Kruus, Helena** Proceedings of the 3rd International Symposium on Quality Electronic Design: ISQED 2002, March 18-21, 2002, San Jose, California 2002 / p. 273-279: ill <a href="https://ieeexplore.ieee.org/document/996750">https://ieeexplore.ieee.org/document/996750</a>