

#### **An approach for PSL assertion coverage analysis with high-level decision diagrams**

**Jenihhin, Maksim; Raik, Jaan; Ubar, Raimund-Johannes; Shchenova, Tatjana** Proceedings of IEEE East-West Design & Test Symposium (EWDTS'10) : St. Petersburg, Russia, September 17-20, 2010 2010 / p. 13-16 : ill  
<https://ieeexplore.ieee.org/document/5742048>

#### **Analysis of a test method for delay faults in NoC interconnects**

Bengtsson, Tomas; **Jutman, Artur**; Kumar, Shashi; **Ubar, Raimund-Johannes**; Peng, Zebo Proceedings of the IEEE East-West Design & Test Workshop (EWDTW'06) : Sochi, Russia, September 15-19, 2006 2006 / p. 42-46 : ill

#### **Automated test bench generation for high-level synthesis flow ABELITE**

**Viilukas, Taavi; Jenihhin, Maksim; Raik, Jaan; Ubar, Raimund-Johannes**; Baranov, Samary Proceedings of IEEE East-West Design & Test Symposium (EWDTS'2011) : Sevastopol, Ukraine, September 9-12, 2011 2011 / p. 13-16 : ill  
<https://ieeexplore.ieee.org/document/6116601>

#### **Computer aided design support of FSM multiplicative decomposition**

**Sudnitsõn, Aleksander; Devadze, Sergei** Proceedings of the IEEE East-West Design & Test Workshop (EWDTW'06) : Sochi, Russia, September 15-19, 2006 2006 / p. 241-246 : ill

#### **How to emulate Network-on-Chip?**

**Ellervee, Peeter; Jervan, Gert** Proceedings of the IEEE East-West Design & Test Workshop (EWDTW'06) : Sochi, Russia, September 15-19, 2006 2006 / p. 282-286 : ill

#### **Testing beyond the SoCs in a lego style**

**Tšertov, Anton; Jutman, Artur; Devadze, Sergei** Proceedings of IEEE East-West Design & Test Symposium (EWDTS'10) : St. Petersburg, Russia, September 17-20, 2010 2010 / p. 334-338 : ill <https://ieeexplore.ieee.org/document/5742052>