Automated design and diagnosis of electronic system based on description language representationWawryn, Krzysztof; Drabarek, JozefBEC : Baltic Electronics Conference : proceedings of the 4th Biennial Conference, October 9-14, 1994, Tallinn (Estonia). 21994 / p. 443-448 https://www.ester.ee/record=b2150914*est

Clock manipulation for heterogeneous emulation environmentEllervee, Peeter; Arhipov, Anton; Tammemäe, KalleProceedings [of] 24th IEEE Norchip Conference : Linköping, Sweden, 20-21 November 20062006 / p. 213-216 : ill https://ieeexplore.ieee.org/abstract/document/4126984

A comparison of six languages for system level description of telecom applicationsJantsch, Axel; Kumar, Shashi; Sander, Ingo; Svantesson, Bengt; Öberg, Johnny; Hemani, Ahmed; Ellervee, Peeter; O'Nils, MattiasElectronic chips & systems design languages2001 / p. 181-192 : ill https://link.springer.com/chapter/10.1007/978-1-4757-3326-6_15

Comprehensive abstraction of VHDL RTL cores to ESL SystemC = Register-siirde taseme VHDL kirjelduste kompleksne abstraheerimine süsteemitaseme SystemC mudeliteksAbrar, Syed Saif2016 http://www.ester.ee/record=b4564850*est

Experience in increase of practical hours for HDL courseReinsalu, Uljana; Ellervee, Peeter2011 International Conference on Microelectronic Systems Education (MSE '11), 5-6 June 2011, San Diego, California2011 / p. 102-105 https://ieeexplore.ieee.org/document/5937104

A generic scheme for communication representation and mappingMeincke, Thomas; Jantsch, Axel; Ellervee, Peeter; Hemani, Ahmed; Tenhunen, Hannu17th NORCHIP Conference : Oslo, Norway, 8-9 November 1999 : proceedings1999 / p. 334-339 : ill https://www.researchgate.net/publication/2598862_A_Generic_Scheme_for_Communication_Representation_and_Mapping

HDL-s for students with different backgroundReinsalu, Uljana; Arhipov, Anton; Evartson, Teet; Ellervee, PeeterProceedings MSE 2007 : 2007 IEEE International Conference on Microelectronic Systems Education : 3-4 June 2007, San Diego, CA2007 / p. 69-70 https://ieeexplore.ieee.org/document/4231454

High-level decision diagram simulation for diagnosis and soft-error analysisRaik, Jaan; Repinski, Urmas; Jenihhin, Maksim; Chepurov, AntonDesign and test technology for dependable systems-on-chip2011 / p. 294-309 : ill https://www.igi-global.com/chapter/high-level-decision-diagram-simulation/51406

Lab Description Language - a framework approach for describing and mediating remote and virtual labsSeiler, Sven; Sell, Raivo; Ptasik, DennisMecatronics REM 2012 : Supmeca Paris, November 21st-23rd : proceedings2012 / p. 194-198 : ill https://www.researchgate.net/publication/256116663_Lab_Description_Language_-A_framework_approach_for_describing_and_mediating_remote_and_virtual_labs

Model synthesis from VHDL for the functional test generation systemKrupnova, Helena1993 https://www.ester.ee/record=b2090509*est

On structure of gamesHenno, JaakEJC 2009 : proceedings of the 19th European-Japanese Conference on Information Modelling and Knowledge Bases : Maribor, Slovenia, June 1-5, 20092009 / ? p https://www.researchgate.net/publication/221013911_On_Structure_of_Games

Patterns as reusable fragments of knowledgeEessaar, ErkiDatabases and information systems : proceedings of the Fifth International Baltic Conference : Baltic DB & IS 2002 : Tallinn, June 3-6, 2002. Vol. 22002 / p. 243-248

Riistvara kirjeldamise keel VHDLTammemäe, KalleArvutustehnika ja Andmetöötlus1992 / 4, lk. 1-11: ill

Riistvara kirjeldamiskeel - VHDL : metoodiline materjal1992 https://www.ester.ee/record=b1062926*est

Riistvara kirjeldamiskeel - VHDL : metoodiline materjalTammemäe, Kalle2003 http://www.ester.ee/record=b1605950*est

Riistvara kirjeldamiskeel VHDL : metoodiline materjalTammemäe, Kalle2002 http://www.ester.ee/record=b1605950*est

Riistvara kirjelduskeel VerilogEllervee, PeeterA & A1998 / 1, lk. 6-10

Specification model and language HSL for digital systemsFrištacky, Norbert; Kacerik, JozefBEC'96 : the 5th Biennial Baltic Electronics Conference, October 7-11, 1996, Tallinn, Estonia : proceedings1996 / p. 133-136

Translating behavioral VHDL for emulationEllervee, Peeter; Reinsalu, Uljana; Arhipov, Anton25th IEEE NORCHIP Conference : Aalborg, Denmark, 19-20 November 20072007 / ? p https://ieeexplore.ieee.org/document/4481073

VLSI kõrgtaseme sünteesTammemäe, KalleArvutustehnika ja Andmetöötlus1993 / 1, lk. 25-31

Язык описания задач УТОПИСТMännisalu, Mati; Tõugu, EnnУправляющие системы и машины : УСиМ : научно-производственный журнал1974 / с. 80-84 : ил https://www.ester.ee/record=b2157161*est