• Design and verification of secure cache wrapper against access-driven side-channel attacksNiazmand, Behrad; Azad, Siavoosh Payandeh; Jervan, Gert; Sepulveda, JohannaEuromicro Conference on Digital System Design : DSD 2019 : 28 - 30 August 2019 Kallithea, Chalkidiki, Greece : proceedings2019 / p. 672-676 : ill https://doi.org/10.1109/DSD.2019.00108
• ECS an endeavor towards providing similar cache reliability behavior in different programsAhmadilivani, Mohammad Hasan; Jahromi, Mohammad Moeini; Salehi, Mostafa E.; Kargar, MonaMicroelectronics Reliability2024 / art. 115295 https://doi.org/10.1016/j.microrel.2023.115295 https://www.scopus.com/sourceid/26717 https://www.scopus.com/record/display.uri?eid=2-s2.0-85178337397&origin=resultslist&sort=plf-f&src=s&sot=b&sdt=b&s=DOI%2810.1016%2Fj.microrel.2023.115295%29&sessionSearchId=0b9f9fcd32592ba1f53a2482eaa5a072&relpos=0 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROELECTRON%20RELIAB&year=2023 https://www.webofscience.com/wos/woscc/full-record/WOS:001165956700001
• Fast and efficient cache behaviour predictionFerdinand, Christian; Wilhelm, ReinhardProceedings of the Estonian Academy of Sciences. Engineering1998 / 2, p. 69-88: ill
• LiD-CAT: A lightweight detector for cache ATtacksReinbrecht, Cezar; Hamdioui, Said; Taouil, Mottaqiallah; Niazmand, Behrad; Ghasempouri, Tara; Raik, Jaan; Sepulveda, Johanna2020 IEEE European Test Symposium (ETS) : ETS 2020, May 25-29, 2020 Tallinn, Estonia : proceedings2020 / 6 p. : ill https://doi.org/10.1109/ETS48528.2020.9131603
• Mikroprotsessorsüsteemid : kursuseprojekti metoodiline juhendToomsalu, Arvo1996 https://www.ester.ee/record=b1619347*est
• Towards formal verification of cache access-based side-channel attacksNiazmand, Behrad; Reinbrecht, Cezar; Raik, Jaan; Jervan, Gert; Sepulveda, JohannaTestmethoden und Zuverlässigkeit von Schaltungen und Systemen, TUZ 20192019 / 2 p. : tab http://www.informatik.uni-bremen.de/tuz/2019