

**Constraints solving based hierarchical test generation for synchronous sequential circuits = Kitsenduste lahendamisel
baseeruv hierarhiline testigeneerimine sünkroonsetele järjestikskeemidele**

Viilukas, Taavi 2012 https://www.ester.ee/record=b2888278*est