

Fault simulation and code coverage analysis of RTL designs using high-level decision diagrams = Rikete simuleerimine ja koodikatte analüüs register-siirde tasemel kasutades körgtaseme otsustusdiagramme
Reinsalu, Uljana 2013 https://www.ester.ee/record=b2963595*est