

### **A new testability calculation method to guide RTL test generation**

**Raik, Jaan; Nõmmeots, Tanel; Ubar, Raimund-Johannes** Journal of electronic testing : theory and applications 2005 / 1, p. 71-82 : ill <https://link.springer.com/article/10.1007/s10836-005-5288-5>

### **Application of high-level decision diagrams for simulation-based verification tasks**

**Jenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Ubar, Raimund-Johannes** Estonian journal of engineering 2010 / 1, p. 56-77 : ill

### **Application of structurally synthesized binary decision diagrams for timing simulation of digital circuits**

**Jutman, Artur; Ubar, Raimund-Johannes** Proceedings of the Estonian Academy of Sciences. Engineering 2001 / 4, p. 269-288 : ill

### **Assertion checking with PSL and high-level decision diagrams**

**Jenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Ubar, Raimund-Johannes** Digest of papers IEEE 8th Workshop on RTL and High Level Testing : WRTL'07 : October 12-13, 2007, Beijing, China 2007 / p. 105-110 : ill [https://pld.ttu.ee/~maksim/phd\\_papers/%5B12%5D%20wrtl%2707.pdf](https://pld.ttu.ee/~maksim/phd_papers/%5B12%5D%20wrtl%2707.pdf)

### **Automated correction of design errors by edge redirection on high-level decision diagrams**

**Karputkin, Anton; Ubar, Raimund-Johannes; Tombak, Mati; Raik, Jaan** 13th International Symposium on Quality Electronic Design (ISQED), 2012 2012 / p. 686-693 : ill <https://ieeexplore.ieee.org/document/6113980>

### **Automated design error debug using high-level decision diagrams and mutation operators**

**Raik, Jaan; Repinski, Urmass; Tšepurov, Anton; Hantson, Hanno; Ubar, Raimund-Johannes; Jenihhin, Maksim** Microprocessors and microsystems 2013 / p. 505-513 : ill

### **Automated software-based self-test generation for microprocessors**

**Jasnetski, Artjom; Ubar, Raimund-Johannes; Tšertov, Anton** Proceedings of the 24st International Conference Mixed Design of Integrated Circuits and Systems : MIXDES 2017 : Bydgoszcz, Poland, June 19-21, 2014 2017 / p. 453-458 : ill <https://doi.org/10.23919/MIXDES.2017.8005252>

### **Automatic generation of EFSMs and HLDDs for functional ATPG**

**Tšepurov, Anton; Guglielmo, Giuseppe di; Raik, Jaan; Ubar, Raimund-Johannes; Viilukas, Taavi** BEC 2008 : 2008 International Biennial Baltic Electronics Conference : proceedings of the 11th Biennial Baltic Electronics Conference : Tallinn University of Technology : October 6-8, 2008, Tallinn, Estonia 2008 / p. 143-146 : ill

### **Canonical representations of high-level decision diagrams**

**Karputkin, Anton; Ubar, Raimund-Johannes; Raik, Jaan; Tombak, Mati** Estonian journal of engineering 2010 / 1, p. 39-55 : ill

### **Code coverage analysis on high level decision diagrams**

**Reinsalu, Uljana** Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum 2007 / lk. 56-59 : ill

### **Decision diagrams - from a mathematical notion to engineering applications**

**Stankovic, Radomir S.; Ubar, Raimund-Johannes; Astola, Jaakko** Facta Universitatis [Niš]. Series electronics and energetics 2011 / p. 281-301 : ill <http://dx.doi.org/10.2298/FUEE1103281S>

### **Decision diagrams and digital test**

**Ubar, Raimund-Johannes** 41th International Conference on Microelectronics, Devices and Materials : MIDEM 2005 : Ribno at Bled, Slovenia : invited plenary paper 2005 / p. 15-26

### **Decision diagrams for diagnostic modeling**

**Ubar, Raimund-Johannes** MEDIAN Finale : Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale : November 10-11, 2015, Tallinn, Estonia 2015 / p. 43

### **Dependability evaluation in fault-tolerant systems with high-level decision diagrams**

**Ubar, Raimund-Johannes; Jervan, Gert; Raik, Jaan; Jenihhin, Maksim; Ellervee, Peeter** Computer Science Meets Automation : 10-13 September 2007 : proceedings. Volume II 2007 / p. 147-152 : ill [https://www.db-thueringen.de/receive/dbt\\_mods\\_00008864](https://www.db-thueringen.de/receive/dbt_mods_00008864)

### **Design error diagnosis using backtrace algorithm on decision diagrams**

**Repinski, Urmass; Raik, Jaan; Ubar, Raimund-Johannes; Jenihhin, Maksim; Tšepurov, Anton** Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK neljanda aastakonverentsi artiklite kogumik : 26.-27. novembril 2010, Essu mõis 2010 / p. 93-96

### **Diagnostic modeling of digital systems with low- and high-level decision diagrams**

**Ubar, Raimund-Johannes** LATW2013 : 14th IEEE Latin-American Test Workshop, Cordoba, Argentina, April 3-5, 2013 : [proceedings] 2013 / [1] p

### **Diagnostic modeling of microprocessors with high-level decision diagrams**

**Ubar, Raimund-Johannes; Raik, Jaan; Jutman, Artur; Jenihhin, Maksim; Brik, Marina;** Istenberg, Martin; Wuttke, Heinz-Dietrich  
BEC 2008 : 2008 International Biennial Baltic Electronics Conference : proceedings of the 11th Biennial Baltic Electronics  
Conference : Tallinn University of Technology : October 6-8, 2008, Tallinn, Estonia 2008 / p. 147-150 : ill

### **Diagnostic modelling of digital systems with decision diagrams**

**Ubar, Raimund-Johannes** Вестник Томского государственного университета : приложение 2004 / август, материалы  
международных, всесоюзных и региональных научных конференций, симпозиумов, школ, проводимых в ТГУ, с. 174-179 : ил

### **Diagnostic modelling of digital systems with multi-level decision diagrams**

**Ubar, Raimund-Johannes; Raik, Jaan; Evertson, Teet; Kruus, Margus; Lensen, Harri** Proceedings of the 17th IASTED  
International Conference on Modelling and Simulation : May 24-26, 2006, Montreal, Quebec, Canada 2006 / p. 207-212 : ill

### **Digitaalsüsteemide diagnostika Tallinna Tehnikaülikoolis**

**Ubar, Raimund-Johannes** Teadusmõte Eestis : tehnikateadused 2002 / lk. 107-113 : ill

### **Equivalent transformations of structurally synthesized BDDs and applications**

**Jürimägi, Lembit; Ubar, Raimund-Johannes; Viies, Vladimir** 2019 8th Mediterranean Conference on Embedded Computing  
(MECO) 2019 / 6 p. : ill <https://doi.org/10.1109/MECO.2019.8760283>

### **Fault effect reasoning in digital systems by topological view on low- and high-level decision diagrams**

**Ubar, Raimund-Johannes** Вестник Томского государственного университета. Управление, вычислительная техника и  
информатика 2014 / p. 99-113 : ill [http://journals.tsu.ru/informatics/&journal\\_page=archive&id=923&article\\_id=12107](http://journals.tsu.ru/informatics/&journal_page=archive&id=923&article_id=12107)

### **Fault simulation and code coverage analysis of RTL designs using high-level decision diagrams = Rikete simuleerimine ja koodikatte analüüs register-siirde tasemel kasutades kõrgtaseme otsustusdiagramme**

**Reinsalu, Uljana** 2013 [https://www.eester.ee/record=b2963595\\*est](https://www.eester.ee/record=b2963595*est)

### **Fault simulation with parallel critical path tracing for combinational circuits using structurally synthesized BDDs**

**Devadze, Sergei; Raik, Jaan; Jutman, Artur; Ubar, Raimund-Johannes** 7th IEEE Latin American Test Workshop LATW'06 :  
Buenos Aires, Argentina, March 26th-29th, 2006 : proceedings 2006 / p. 97-102 : ill

### **Formal verification and error correction on high-level decision diagrams = Formaalne verifitseerimine ja vigade parandamine kõrgtasemelistel otsustusdiagrammidel**

**Karputkin, Anton** 2012

### **High level decision diagrams and characteristic polynomials**

**Karputkin, Anton** Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK viienda aastakonverentsi artiklite kogumik : 25.-26.  
novembril 2011, Nelijärve 2011 / p. 143-146 : ill

### **High-level decision diagram based fault models for targeting FSMs**

**Raik, Jaan; Ubar, Raimund-Johannes; Viilukas, Taavi** 9th EUROMICRO Conference on Digital Systems Design : Architectures,  
Methods and Tools (DSD 2006) : 30 August 2006-1 September 2006, Cavtat near Dubrovnik, Croatia : proceedings 2006 / p. 353-  
358 : ill <http://dx.doi.org/10.1109/DSD.2006.60>

### **High-Level Decision Diagram manipulations for code coverage analysis**

**Minakova, Karina; Reinsalu, Uljana; Tšepurov, Anton; Raik, Jaan; Jenihhin, Maksim; Ubar, Raimund-Johannes; Ellervee,  
Peeter** BEC 2008 : 2008 International Biennial Baltic Electronics Conference : proceedings of the 11th Biennial Baltic Electronics  
Conference : Tallinn University of Technology : October 6-8, 2008, Tallinn, Estonia 2008 / p. 207-210 : ill

### **High-level decision diagrams based coverage metrics for verification and test**

**Jenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Reinsalu, Uljana; Ubar, Raimund-Johannes** LATW 2009 : 10th IEEE Latin  
American Test Workshop : Buzios, Rio de Janeiro, Brazil, March 2-5, 2009 2009 / [6] p. : ill <http://dx.doi.org/10.1109/LATW.2009.4813792>

### **High-level design error diagnosis using backtrace on decision diagrams**

**Raik, Jaan; Repinski, Urmas; Ubar, Raimund-Johannes; Jenihhin, Maksim; Tšepurov, Anton** 28th Norchip Conference :  
Tampere, Finland, 15-16 November 2010 : conference program and papers 2010 / [4] p. : ill  
<http://dx.doi.org/10.1109/NORCHIP.2010.5669486>

### **How to generate high quality tests for digital systems**

**Ubar, Raimund-Johannes; Aarna, Margit; Kruus, Helena; Raik, Jaan** 2004 International Semiconductor Conference : 27th  
edition, October 4-6, 2004, Sinaia, Romania : CAS 2004 proceedings. Volume 2 2004 / p. 459-462 : ill  
<http://dx.doi.org/10.1109/SMICND.2004.1403048>

### **Intelligent decision making approach for performance evaluation of a robot-based manufacturing cell**

**Kangru, Tavo; Riives, Jüri; Otto, Tauno; Pohlak, Meelis; Mahmood, Kashif** ASME 2018 International Mechanical Engineering Congress and Exposition : Pittsburgh, Pennsylvania, USA, November 9–15, 2018 2018 / Paper No. IMECE2018-86666, pp. V002T02A092; 10 p. : ill <http://doi.org/10.1115/IMECE2018-86666>

**Multi-level fault simulation of digital systems on decision diagrams**

**Ubar, Raimund-Johannes; Raik, Jaan; Ivask, Eero; Brik, Marina** The First IEEE International Workshop on Electronic Design, Test and Applications : DELTA 2002, 29-31 January 2002, Christchurch, New Zealand : proceedings 2002 / p. 86-91 : ill

**Multiple fault testing in systems-on-chip with high-level decision diagrams**

**Ubar, Raimund-Johannes; Oyeniran, Adeboye Stephen; Schölzel, Mario; Vierhaus, Heinrich Theodor** Proceedings of 2015 10th International Design & Test Symposium (IDT) : Dead Sea, Jordan, 14-16 December 2015 2015 / p. 66-71 : ill  
<http://dx.doi.org/10.1109/IDT.2015.7396738>

**Multi-valued simulation of digital circuits with structurally synthesized binary decision diagrams**

**Ubar, Raimund-Johannes** Multiple valued logic. Vol. 4 1998 / p. 141-157

**New fault models and self-test generation for microprocessors using High-Level Decision Diagrams**

**Jasnetski, Artjom; Raik, Jaan; Tšertov, Anton; Ubar, Raimund-Johannes** 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems DDECS 2015 : 22-24 April 2015, Belgrade, Serbia : proceedings 2015 / p. 251-254 : ill

**On automatic software-based self-test program generation based on high-Level decision diagrams**

**Jasnetski, Artjom; Ubar, Raimund-Johannes; Tšertov, Anton** LATS 2016 : 17th IEEE Latin-American Test Symposium, Foz do Iguaçu, Brazil, 6th-9th April 2016 2016 / p. 177 <http://dx.doi.org/10.1109/LATW.2016.7483357>

**Overview about low-level and high-level decision diagrams for diagnostic modeling of digital systems**

**Ubar, Raimund-Johannes** Facta Universitatis [Niš]. Series electronics and energetics 2011 / p. 303-324 : ill  
<http://dx.doi.org/10.2298/FUEE1103303U>

**Overview about low-level and high-level decision diagrams for diagnostic modeling of digital systems**

**Ubar, Raimund-Johannes** Proceedings of the Reed-Muller 2011 Workshop : May 25-26, 2011, Tuusula, Finland 2011 / p. 1-10 : ill

**Parallel fault analysis on structurally synthesized BDDs**

**Devadze, Sergei; Ubar, Raimund-Johannes** Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuseum 2007 / lk. 47-50 : ill

**PSL assertion checking using temporally extended high-level decision diagrams**

**Jenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Ubar, Raimund-Johannes** Journal of electronic testing : theory and applications 2009 / 6, p. 289-300 : ill [https://pld.ttu.ee/home/maksim/phd\\_papers/%5B11%5D%20latw%2708.pdf](https://pld.ttu.ee/home/maksim/phd_papers/%5B11%5D%20latw%2708.pdf)

**PSL assertions based verification with HLDD tools**

**Jenihhin, Maksim** Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuseum 2007 / lk. 17-20 : ill

**Ranking strategic objectives in a strategy map based on logarithmic fuzzy preference programming and similarity method**

**Safari, Hossein; Khanmohammadi, Ehsan; Maleki, Meysam; Cruz-Machado, Virgilio; Ševtšenko, Eduard** Management Systems in Production Engineering 2019 / p. 153-161 : ill <https://doi.org/10.1515/mspe-2019-0025> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

**Register-transfer level deductive fault simulation using decision diagrams**

**Reinsalu, Uljana; Raik, Jaan; Ubar, Raimund-Johannes** BEC 2010 : 2010 12th Biennial Baltic Electronics Conference : proceedings of the 12th Biennial Baltic Electronics Conference : Tallinn University of Technology, October 4-6, 2010, Tallinn, Estonia 2010 / p. 193-196 : ill

**Simulation-based verification with APRICOT framework using high-level decision diagrams**

**Jenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Ubar, Raimund-Johannes** East-West Design & Test Symposium : Moscow, September 18-21, 2009 2009 / p. 13-16 : ill

**Software-based self-test generation for microprocessors with high-level decision diagrams**

**Jasnetski, Artjom; Ubar, Raimund-Johannes; Tšertov, Anton; Brik, Marina** Proceedings of the Estonian Academy of Sciences 2014 / p. 48-61 : ill [https://artiklid.elnet.ee/record=b2665215\\*est](https://artiklid.elnet.ee/record=b2665215*est)

**Software-based self-test generation for microprocessors with high-level decision diagrams**

**Ubar, Raimund-Johannes; Tšertov, Anton; Jasnetski, Artjom; Brik, Marina** LATW2014 : 15th IEEE Latin-American Test Workshop : Fortaleza, Brazil, March 12th-15th, 2014 2014 / [6] p. : ill

### **Software-based self-test with decision diagrams for microprocessors**

**Ubar, Raimund-Johannes**; Jasnetski, Artjom; **Tšertov, Anton**; Oyeniran, Adeboye Stephen 2018

### **Structurally synthesized binary decision diagrams**

**Jutman, Artur**; Peder, Ahti; **Raik, Jaan**; Tombak, Mati; **Ubar, Raimund-Johannes** Boolean Problems : 6th International Workshop : September 23-24, 2004, Freiberg 2004 / p. 271-278 : ill

### **Structurally synthesized multiple input BDDs for simulation of digital circuits**

**Ubar, Raimund-Johannes**; Mironov, Dmitri; **Raik, Jaan**; **Jutman, Artur** 16th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2009 : Yasmine Hammamet, Tunisia, 13-19 December, 2009 2009 / p. 451-454 : ill  
<http://dx.doi.org/10.1109/ICECS.2009.5410895>

### **Synthesis of decision diagrams from clock-driven multi-process VHDL descriptions for test generation**

Leveugle, R.; **Ubar, Raimund-Johannes** Electron technology 1999 / 3, p. 282-287 : ill

### **Synthesis of high-level decision diagrams for functional test pattern generation**

**Ubar, Raimund-Johannes**; **Raik, Jaan**; **Karputkin, Anton**; **Tombak, Mati** Proceedings of the 16th International Conference Mixed Design of Integrated Circuits and Systems MIXDES 2009 : Lodz, Poland, 25-27 June, 2009 2009 / p. 519-524 : ill

### **Teaching diagnostic modeling of digital systems with decision diagrams [Electronic resource]**

**Ubar, Raimund-Johannes**; **Raik, Jaan**; Mironov, Dmitri; **Evertson, Teet**; **Orasson, Elmet**; **Aarna, Margit**; Wuttke, Heinz-Dietrich Proceedings of 12th IASTED International Conference on Computers and Advanced Technology in Education - CATE 2009 : St. Thomas, US, November 22-24, 2009 2009 / p. 1-6. [CD-ROM]

### **True path tracing in structurally synthesized BDDs for testability analysis of digital circuits**

**Ubar, Raimund-Johannes**; **Jürimägi, Lembit**; **Oyeniran, Adeboye Stephen**; **Jenihhin, Maksim** Euromicro Conference on Digital System Design : DSD 2019 : 28 - 30 August 2019 Kallithea, Chalkidiki, Greece : proceedings 2019 / p. 492-499 : ill  
<https://doi.org/10.1109/DSD.2019.00077>

### **Using test pattern generation tool decider in hardware verification**

**Viilukas, Taavi**; **Raik, Jaan** Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum 2007 / lk. 166-169 : ill

### **Verification and error correction on High-Level Decision Diagrams**

**Karputkin, Anton** 2013