

### **CAC 2.0 : a corrupt and correct logic locking technique resilient to structural analysis attacks**

**Aksoy, Levent;** Yasin, Muhammad; **Pagliarini, Samuel Nascimento** arXiv.org 2024 / 6 p. : ill  
<https://doi.org/10.48550/arXiv.2401.07142>

### **CAC 2.0 : a corrupt and correct logic locking technique resilient to structural analysis attacks**

**Aksoy, Levent;** Yasin, Muhammad; **Pagliarini, Samuel** 2024 IEEE 25th Latin American Test Symposium (LATS) : 9-12 April 2024 (2024) 2024 <https://doi.org/10.1109/LATS62223.2024.10534592> [Article at Scopus](#)

### **Hardware obfuscation of digital FIR filters**

**Aksoy, Levent;** Hepp, Alexander; Baehr, Johanna; **Pagliarini, Samuel Nascimento** 2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) : Prague, Czech Republic : April 6-8, 2022 : proceedings 2022 / p. 68-73 <https://doi.org/10.48550/arXiv.2202.10022> <https://doi.org/10.1109/DDECS54261.2022.9770141>

### **High-level intellectual property obfuscation via decoy constants**

**Aksoy, Levent;** Nguyen, Quang-Linh; **Almeida, Felipe; Raik, Jaan;** Flottes, Marie-Lise; Dupuis, Sophie; **Pagliarini, Samuel Nascimento** 2021 IEEE 27th International Symposium on On-Line Testing and Robust System Design (IOLTS) : Torino, Italy, 28-30 June 2021 2021 / p. 1-7 <https://doi.org/10.1109/IOLTS52814.2021.9486714>

### **Hybrid protection of digital FIR filters**

**Aksoy, Levent;** Nguyen, Quang-Linh; **Almeida, Felipe; Raik, Jaan;** Flottes, Marie-Lise; Dupuis, Sophie; **Pagliarini, Samuel Nascimento** IEEE transactions on Very Large Scale Integration (VLSI) Systems 2023 / p. 812-825 : ill  
<https://doi.org/10.1109/TVLSI.2023.3253641> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

### **KRATT : QBF-assisted removal and structural analysis attack against logic locking**

**Aksoy, Levent;** Yasin, Muhammad; **Pagliarini, Samuel Nascimento** arXiv.org 2023 / 7 p. : ill  
<https://doi.org/10.48550/arXiv.2311.05982>

### **Multiplierless design of high-speed very large constant multiplications**

**Aksoy, Levent;** Roy, Debapriya Basu; **Imran, Malik; Pagliarini, Samuel Nascimento** 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC 2024) 2024 / p. 957-962 <https://doi.org/10.1109/ASP-DAC58780.2024.10473954>

### **Multiplierless design of very large constant multiplications in cryptography**

**Aksoy, Levent;** Roy, Debapriya Basu; **Imran, Malik;** Karl, Patrick; **Pagliarini, Samuel Nascimento** IEEE Transactions on Circuits and Systems II : Express Briefs 2022 / p. 4503-4507 <https://doi.org/10.1109/TCSII.2022.3191662> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

### **Resynthesis-based attacks against logic locking**

**Almeida, Felipe; Aksoy, Levent;** Nguyen, Quang-Linh; Dupuis, Sophie; Flottes, Marie-Lise; **Pagliarini, Samuel Nascimento** 2023 24th International Symposium on Quality Electronic Design (ISQED) : San Francisco, 5-7 April 2023 2023 / 8 p. : ill  
<https://doi.org/10.1109/ISQED57927.2023.10129403> [Article at Scopus](#) [Article at WOS](#)

### **Side-channel attacks on triple modular redundancy schemes**

**Almeida, Felipe; Aksoy, Levent; Raik, Jaan; Pagliarini, Samuel Nascimento** 2021 IEEE 30th Asian Test Symposium ATS 2021 : proceedings 2021 / p. 79-84 : ill <https://doi.org/10.1109/ATS52891.2021.00026> [Conference Proceedings at Scopus](#) [Article at Scopus](#) [Article at WOS](#)