Abstraction of clock interface for conversion of RTL VHDL to SystemC
Saif Abrar, Syed; **Jenihhin, Maksim**; **Raik, Jaan** 2014 IEEE International Advance Computing Conference (IACC) : February 21-22, 2014, Gurgaon, India 2014 / p. 50-55 : ill

Conversion error of exponential to second order polynomial ZIP load model conversion
Leinakse, Madis; **Kilter, Jako** 2018 IEEE International Conference on Environment and Electrical Engineering and 2018 IEEE Industrial and Commercial Power Systems Europe (EEEIC / I&CPS Europe), 12-15 June 2018 : conference proceedings 2018 / p. 1-5 https://doi.org/10.1109/EEEIC.2018.8493667

High-performance analogue measurement using internal enhanced PWM and ADC of a DSP-chip
Märtens, Olev; **Min, Mart**; **Trampärk, Harri**; **Liimets, Aivar** WISP2007 proceedings : 5th IEEE International Symposium on Intelligent Signal Processing : Alcala de Henares, Madrid (Spain), October 3-5, 2007 2007 / [5] p
https://ieeexplore.ieee.org/document/4447593

Влияние неидеальностей кос на качество преобразования импеданса
Schiff, Gunnar; **Kukk, Vello** Труды по электротехнике и автоматике. 14 1976 / с. 3-10 : илл
https://www.ester.ee/record=b2190768*est https://digikogu.taltech.ee/et/Item/aa35e320-87b1-405b-9cac-3b90c51867d1