

Power-performance trade-offs in second level memory used by an ARM-like Risc architecture

Puttaswamy, Kiran; Ellervee, Peeter Power aware computing 2002 / ? p. [chapter 11] https://link.springer.com/chapter/10.1007/978-1-4757-6217-4_11

The rational unified process with the "4+1" view model of software architecture - a way for modeling Web applications

Robal, Tarmo; Viies, Vladimir; Kruus, Margus Databases and information systems : proceedings of the Fifth International Baltic Conference : Baltic DB & IS 2002 : Tallinn, June 3-6, 2002. Vol. 2 2002 / p. 119-132