

Automated design error debug using high-level decision diagrams and mutation operators

Raik, Jaan; Repinski, Urmass; Tšepurov, Anton; Hantson, Hanno; Ubar, Raimund-Johannes; Jenihhin, Maksim

Microprocessors and microsystems 2013 / p. 505-513 : ill <https://doi.org/10.1016/j.micpro.2012.11.004> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

Combining dynamic slicing and mutation operators for ESL correction

Repinski, Urmass; Hantson, Hanno; Jenihhin, Maksim; Raik, Jaan; Ubar, Raimund-Johannes Proceedings : 2012 17th IEEE

European Test Symposium (ETS) : May 28th-June 1st, 2012, Annecy, France 2012 / [6] p. : ill

<https://ieeexplore.ieee.org/document/6233020>

Comparison of model-based error localization algorithms for C designs

Repinski, Urmass; Raik, Jaan Proceedings of IEEE East-West Design & Test Symposium (EWDTS'2012) : Kharkov, Ukraine,

September 14–17, 2012 2012 / p. 42-45 <https://ieeexplore.ieee.org/document/6673203>

Design error diagnosis using backtrace algorithm on decision diagrams

Repinski, Urmass; Raik, Jaan; Ubar, Raimund-Johannes; Jenihhin, Maksim; Tšepurov, Anton Info- ja

kommunikatsioonitehnoloogia doktorikooli IKTDK neljanda aastakonverentsi artiklite kogumik : 26.-27. novembril 2010, Essu mõis 2010 / p. 93-96

Diagnosis and correction of multiple design errors using critical path tracing and mutation analysis

Hantson, Hanno; Repinski, Urmass; Raik, Jaan; Jenihhin, Maksim; Ubar, Raimund-Johannes LATW 2012 : 13th IEEE Latin-

American Test Workshop proceedings : April 10th-13th, 2012, Quito, Ecuador 2012 / [6 p.] : ill

<https://ieeexplore.ieee.org/document/6261234>

FoREnSiC— an automatic debugging environment for C programs

Bloem, Roderick; Raik, Jaan; Repinski, Urmass Eighth Haifa Verification Conference : HVC 2012 : November 6-8, Haifa, Israel :

[proceedings] 2013 / p. 260-265 : ill https://doi.org/10.1007/978-3-642-39611-3_24 [Conference Proceedings at Scopus](#) [Article at Scopus](#)

High-level decision diagram simulation for diagnosis and soft-error analysis

Raik, Jaan; Repinski, Urmass; Jenihhin, Maksim; Tšepurov, Anton Design and test technology for dependable systems-on-chip

2011 / p. 294-309 : ill <https://www.igi-global.com/chapter/high-level-decision-diagram-simulation/51406>

High-level design error diagnosis using backtrace on decision diagrams

Raik, Jaan; Repinski, Urmass; Ubar, Raimund-Johannes; Jenihhin, Maksim; Tšepurov, Anton 28th Norchip Conference :

Tampere, Finland, 15-16 November 2010 : conference program and papers 2010 / [4] p. : ill

<http://dx.doi.org/10.1109/NORCHIP.2010.5669486>

Model-based verification with error localization and error correction for C designs

Repinski, Urmass Программные продукты и системы = Programmnye produkty i sistemy = Software & systems 2012 / p. 221-229 :

ил

Верификация на основе симуляции с нахождением и исправлением ошибок для С-дизайнов

Repinski, Urmass Программные продукты и системы = Programmnye produkty i sistemy = Software & systems 2012 / с. 229-237 :

ил