

### **A scalable static test set compaction method for sequential circuits**

**Aleksejev, Igor; Raik, Jaan; Jutman, Artur; Ubar, Raimund-Johannes** Proceedings of the 9th IEEE Latin-American Test Workshop : LATW2008 : February 17-20, 2008, Puebla, Mexico 2008 / p. 87-92 : ill

### **Application of sequential test set compaction to LFSR reseeding**

**Aleksejev, Igor; Jutman, Artur; Raik, Jaan; Ubar, Raimund-Johannes** 26th Norchip Conference : Tallinn, Estonia, 17-18 November 2008 : formal proceedings 2008 / p. 102-107 : ill <http://dx.doi.org/10.1109/NORCHP.2008.4738292>

### **BIST analyzer : a training platform for SoC testing [Electronic resource]**

**Jutman, Artur; Tšertov, Anton; Tšepurov, Anton; Aleksejev, Igor; Ubar, Raimund-Johannes; Wuttke, Heinz-Dietrich** 37th Annual Frontiers in Education Conference : Global Engineering : Knowledge Without Borders, Opportunities Without Passports : Milwaukee, Wisconsin, October 10-13, 2007 2007 / p. S3H-8-S3H-13 : ill. [CD-ROM] <http://dx.doi.org/10.1109/FIE.2007.4418125>

### **Complex delay fault reasoning with sequential 7-valued algebra**

**Kõusaar, Jaak; Ubar, Raimund-Johannes; Aleksejev, Igor** 2015 16th Latin American Test Symposium (LATS 2015) : Puerto Vallarta, Mexico, 25-27 March 2015 2015 / [6] p. : ill <http://dx.doi.org/10.1109/LATW.2015.7102403>

### **E-learning environment for WEB-based study of testing**

**Ubar, Raimund-Johannes; Jutman, Artur; Raik, Jaan; Devadze, Sergei; Jenihhin, Maksim; Aleksejev, Igor; Tšepurov, Anton; Tšertov, Anton; Kostin, Sergei; Orasson, Elmet; Wuttke, Heinz-Dietrich** Proceedings of the 8th European Workshop on Microelectronics Education : EWME 2010 : Darmstadt, Germany, 10-12 May 2010 2010 / p. 47-52 : ill

### **Embedded instrumentation toolbox for screening marginal defects and outliers for production**

**Odintsov, Sergei; Jutman, Artur; Devadze, Sergei; Aleksejev, Igor** IEEE AUTOTESTCON 2017 : Schaumburg, USA, Sept 11-14, 2017 : proceedings 2017 / p. 336-334 : ill <https://doi.org/10.1109/AUTEST.2017.8080516>

### **Embedded synthetic instruments for board-level testing**

**Jutman, Artur; Devadze, Sergei; Aleksejev, Igor; Wenzel, Thomas** Proceedings : 2012 17th IEEE European Test Symposium (ETS) : May 28th–June 1st, 2012, Annecy, France 2012 / 1 p. : ill <https://ieeexplore.ieee.org/document/6233044>

### **Fast extended test access via JTAG and FPGAs**

**Devadze, Sergei; Jutman, Artur; Aleksejev, Igor; Ubar, Raimund-Johannes** International Test Conference 2009 : November 1 - November 6, 2009, Austin Convention Center, Austin, Texas USA : proceedings 2009 / p. 1-7 : ill <http://dx.doi.org/10.1109/TEST.2009.5355668>

### **FPGA-based embedded virtual instrumentation = FPGA-sisesed virtuaalsed test- ja mõõtevahendid**

**Aleksejev, Igor** 2013 [http://www.ester.ee/record=b2927687\\*est](http://www.ester.ee/record=b2927687*est)

### **FPGA-based synthetic instrumentation for board test**

**Aleksejev, Igor; Jutman, Artur; Devadze, Sergei; Odintsov, Sergei; Wenzel, Thomas** Proceedings : International Test Conference 2012 2012 / p. 1-10 : ill <https://ieeexplore.ieee.org/document/6401571>

### **IEEE P1687 JTAG demonstrator on FPGA**

**Shibin, Konstantin; Aleksejev, Igor; Jutman, Artur; Devadze, Sergei** DATE 2012 University Booth : Design Automation and Test in Europe : Dresden, Germany, March 12-16, 2012 2012 / 1 p. : ill [https://www.academia.edu/22101517/IEEE\\_P1687\\_JTAG\\_demonstrator\\_on\\_FPGA](https://www.academia.edu/22101517/IEEE_P1687_JTAG_demonstrator_on_FPGA)

### **On coverage of timing related faults at board level**

**Jutman, Artur; Aleksejev, Igor; Devadze, Sergei** 2016 21st IEEE European Test Symposium (ETS) : May 23rd-26th 2016, Amsterdam, The Netherlands : proceedings 2016 / [2] p. : ill <https://doi.org/10.1109/ETS.2016.7519295>

### **Optimization of boundary scan tests using FPGA-based efficient scan architectures**

**Aleksejev, Igor; Devadze, Sergei; Jutman, Artur; Shibin, Konstantin** Journal of electronic testing : theory and applications (JETTA) 2016 / p. 245-255 : ill <https://doi.org/10.1007/s10836-016-5588-y> [Journal metrics at Scopus](#) [Article at Scopus](#) [Journal metrics at WOS](#) [Article at WOS](#)

### **Optimization of the store-and-generate based built-in self-test**

**Ubar, Raimund-Johannes; Jervan, Gert; Kruus, Helena; Orasson, Elmet; Aleksejev, Igor** BEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference 2006 / p. 199-202 : ill

### **Reseeding using compaction of pre-generated LFSR sequences**

**Jutman, Artur; Aleksejev, Igor; Raik, Jaan; Ubar, Raimund-Johannes** ICECS 2008 : The 15th IEEE International Conference on Electronics, Circuits and Systems : 31st August to 3rd September 2008, Malta : conference guide 2008 / p. 215

### **Reseeding using compaction of pre-generated LFSR sub-sequences**

**Jutman, Artur; Aleksejev, Igor; Raik, Jaan; Ubar, Raimund-Johannes** ICECS 2008 : The 15th IEEE International Conference on Electronics, Circuits and Systems : Malta 2008 / p. 1290-1295 : ill <http://dx.doi.org/10.1109/ICECS.2008.4675096>

**Run-time reconfigurable instruments for advanced board-level testing**

**Aleksejev, Igor; Jutman, Artur; Devadze, Sergei** IEEE AUTOTESTCON 2016 : Anaheim, California, USA, September 12-15, 2016 : proceedings 2016 / p. 385-392 : ill <https://doi.org/10.1109/AUTEST.2016.7589627>

**Run-time reconfigurable instruments for advanced board-level testing**

**Aleksejev, Igor; Jutman, Artur; Devadze, Sergei** IEEE instrumentation & measurement magazine 2017 / p. 23-30 : ill <https://doi.org/10.1109/MIM.2017.8006390>

**Sequential test set compaction in LFSR reseeding**

**Jutman, Artur; Aleksejev, Igor; Raik, Jaan** Design and test technology for dependable systems-on-chip 2011 / p. 476-493 : ill <https://ieeexplore.ieee.org/document/4738292>

**Teaching digital test with BIST analyzer**

**Jutman, Artur; Tšertov, Anton; Tšepurov, Anton; Aleksejev, Igor; Ubar, Raimund-Johannes; Wuttke, Heinz-Dietrich** 19th EAAEIE Annual Conference : June 29-July 2, 2008, Tallinn, Estonia : formal proceedings 2008 / p. 123-128 : ill <http://dx.doi.org/10.1109/EAAEIE.2008.4610171>

**Turning JTAG inside out for fast extended test access**

**Devadze, Sergei; Jutman, Artur; Aleksejev, Igor; Ubar, Raimund-Johannes** 10th IEEE Latin American Test Workshop : 2-5 March 2009, Brazil 2009 / [6] p. : ill <https://ieeexplore.ieee.org/document/4813799>

**Ways for board and system test to benefit from FPGA embedded instrumentation**

**Ehrenberg, Heiko; Odintsov, Sergei; Devadze, Sergei; Jutman, Artur; Aleksejev, Igor; Wenzel, Thomas** 2019 IEEE AUTOTESTCON 2019 / 10 p : ill <https://doi.org/10.1109/AUTOTESTCON43700.2019.8961057>

**Virtual reconfigurable scan-chains on FPGAs for optimized board test**

**Aleksejev, Igor; Jutman, Artur; Devadze, Sergei; Shibin, Konstantin** 2015 16th Latin American Test Symposium (LATS 2015) : Puerto Vallarta, Mexico, 25-27 March 2015 2015 / [6] p. : ill <http://dx.doi.org/10.1109/LATW.2015.7102411>