An agent-oriented method for designing large socio-technical service-ecosystemsNorta, Alexander; Mahunnah, Msury; Tenso, Tanel; Taveter, Kuldar; Narendra, Nanjangud C.2014 IEEE Tenth World Congress on Services : SERVICES 2014 : 27 June-2 July 2014, Anchorage, Alaska : proceedings2014 / p. 242-249 : ill

An educational environment for digital testing : hardware, tools, and web-based runtime platformJutman, Artur; Raik, Jaan; Ubar, Raimund-Johannes; Vislogubov, VladislavProceedings : DSD'2005 : 8th Euromicro Conference on Digital System Design : Architectures, Methods and Tools : Porto, Portugal, August 30 - September 3, 20052005 / p. 412-419 : ill

An external test approach for network-on-a-chip switchesRaik, Jaan; Govind, Vineeth; Ubar, Raimund-JohannesATS '06 : Proceedings of the 15th Asian Test Symposium : November 20-23, 2006, Fukuoka, Japan2006 / p. 437-442 : ill http://dx.doi.org/10.1109/ATS.2006.23

Asynchronous fault detection in IEEE P1687 instrument networkShibin, Konstantin; Devadze, Sergei; Jutman, ArturIEEE 23rd North Atlantic Test Workshop : 14-16 May 2014, Binghampton, New York : proceedings2014 / p. 73-78 : ill

Back-traced deductive-parallel fault simulation for digital systemsHahanov, Vladimir; Ubar, Raimund-Johannes; Hyduke, StanleyProceedings : Euromicro Symposium on Digital System Design : Belek-Antalya, Turkey, September 1st to 6th, 20032003 / p. 370-377 : ill

Can a HW development and research environment be convenient, scalable and free? zamiaCAD : open-source platform for hardware design and analysis : [invited talk]Jenihhin, MaksimProceedings of IEEE East-West Design & Test Symposium (EWDTS’2012) : Kharkov, Ukraine, September 14–17, 20122012 / p. 548-549

Combined model of smart cities and electronic paymentsSoe, Ralf-Martin; Mikheeva, OlgaProceedings of the 7th International Conference for E-Democracy and Open Government CeDEM17 : Danube University Krems, Krems, Austria, 17-19 May 20172017 / p. 194-205 : ill https://doi.org/10.1109/CeDEM.2017.11

Combining dynamic slicing and mutation operators for ESL correctionRepinski, Urmas; Hantson, Hanno; Jenihhin, Maksim; Raik, Jaan; Ubar, Raimund-JohannesProceedings : 2012 17th IEEE European Test Symposium (ETS) : May 28th-June 1st, 2012, Annecy, France2012 / [6] p. : ill

Combining fault analysis technologies for ISO26262 functional safety verificationAugusto da Silva, Felipe; Bagbaba, Ahmet Cagri; Hamdioui, Said; Sauer, Christian2019 IEEE 28th Asian Test Symposium (ATS) : 10–13 December 2019, Kolkata, India : proceedings2019 / p. 129–134 : ill https://doi.org/10.1109/ATS47505.2019.00024

Comparison of model-based error localization algorithms for C designsRepinski, Urmas; Raik, JaanProceedings of IEEE East-West Design & Test Symposium (EWDTS’2012) : Kharkov, Ukraine, September 14–17, 20122012 / p. 42-45

Coordinated PI-based frequency deviation control of isolated hybrid microgrid : an online multi-agent tuning approach via reinforcement learningNosrati, Komeil; Tepljakov, Aleksei; Petlenkov, Eduard; Levron, Yoash; Škiparev, Vjatšeslav; Belikov, Juri2022 IEEE PES Innovative Smart Grid Technologies Conference Europe (ISGT-Europe) : proceedings2022 / p. 1-5 : ill https://doi.org/10.1109/ISGT-Europe54678.2022.9960311

Critical path tracing based simulation of transition delay faultsKõusaar, Jaak; Ubar, Raimund-Johannes; Devadze, Sergei; Raik, Jaan2014 17th Euromicro Conference on Digital System Design : DSD 2014 : 27-29 August 2014, Verona, Italy : proceedings2014 / p. 108-113 : ill

Customizable compression architecture for efficient configuration in CGRAsJafri, Syed Mohammad Asad Hassan; Ellervee, Peeter2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines : FCCM 2014 : 11-13 May 2014, Boston, Massachusetts, USA : proceedings2014 / p. 31 : ill

Cycle-based simulation algorithms for digital systems using high-level decision diagramsMorawiec, Adam; Ubar, Raimund-Johannes; Raik, JaanDesign, Automation and Test in Europe : Conference and Exhibition 2000 : Paris, France, March 27-30, 2000 : proceedings2000 / p. 743

Cycle-based simulation with decision diagramsUbar, Raimund-Johannes; Morawiec, Adam; Raik, JaanDesign, Automation and Test in Europe : DATE : Conference and Exhibition 1999 : Munich, Germany, March 9-12, 1999 : proceedings1999 / p. 454-458: ill

Defect-oriented fault simulation and test generation in digital circuitsKuzmicz, W.; Pleskacz, Witold A.; Raik, Jaan; Ubar, Raimund-JohannesIEEE ISQED 2001 : proceedings of the IEEE 2001 2nd International Symposium on Quality Electronic Design : March 26-28, 2001, San Jose, California2001 / p. 365-371

Defect-oriented test- and layout-generation for standard-cell ASIC designsSudbrock, Joachim; Raik, Jaan; Ubar, Raimund-Johannes; Kuzmicz, Wieslaw; Pleskacz, Witold A.Proceedings : DSD'2005 : 8th Euromicro Conference on Digital System Design : Architectures, Methods and Tools : Porto, Portugal, August 30 - September 3, 20052005 / p. 79-82 : ill

Designing a contractual choreography language for automating cross-organizational business collaborationNorta, Alexander; Ma, Lixin; Duan, Yucong2014 IEEE Tenth World Congress on Services : SERVICES 2014 : 27 June-2 July 2014, Anchorage, Alaska : proceedings2014 / p. 338-345 : ill

Developing multi-view Contracts using Event-B and Uppaal Timed AutomataVain, Jüri; Tsiopoulos, Leonidas; Guin, Jishu2016 21st International Conference on Engineering of Complex Computer Systems : ICECCS 2016 : Dubai, United Arab Emirates, 6-8 November 2016 : proceedings2016 / p. 126-134 : ill https://doi.org/10.1109/ICECCS.2016.024

Digital hardware organization course for SoC programEllervee, Peeter; Tenhunen, Hannu2001 International Conference on Microelectronic Systems Education : June 17-18, 2001, Las Vegas, Nevada, USA : proceedings2001 / p. 26-27

Digital work: A conceptual clarificationBaiyere, Abayomi; Schneider, Sabrina; Stein, Mari-KlaraProceedings of the Annual Hawaii International Conference on System Sciences2023 / p. 4588−4597 https://doi.org/10125/103192

Efficiency experiments on Hadoop and Giraph with PageRankKoschel, Arne; Heine, Felix; Astrova, Irina; Korte, Fred; Rossow, Thomas; Stipkovic, Sebastian24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing : PDP 2016 : 17-19 February 2016, Heraklion, Crete, Greece : proceedings2016 / p. 328-331 : ill https://doi.org/10.1109/PDP.2016.49

Efficient hierarchical approach to test generation for digital systemsUbar, Raimund-Johannes; Raik, JaanIEEE ISQED 2000 : proceedings of the IEEE 2000 1st International Symposium on Quality Electronic Design : March 20-22, 2000, San Jose, California2000 / p. 189-195 : ill

Embedded synthetic instruments for board-level testingJutman, Artur; Devadze, Sergei; Aleksejev, Igor; Wenzel, ThomasProceedings : 2012 17th IEEE European Test Symposium (ETS) : May 28th–June 1st, 2012, Annecy, France2012 / 1 p. : ill

European Test Symposium : ETS 2005 : 22-25 May 2005, Tallinn, Estonia : proceedingsCantarella, JD2005 https://www.ester.ee/record=b2300865*est

Execution of dataflow process networks on OpenCL platformsLund, Wictor; Kanur, Sudeep; Ersfolk, Johan; Tsiopoulos, Leonidas23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing : PDP 2015 : 4-6 March 2015, Turku, Finland : proceedings2015 / p. 618-625 : ill https://doi.org/10.1109/PDP.2015.29

Experimental analysis of cost optimization for electrical floor heating systems in volatile energy marketsUuemaa, Madis; Uleksin, Taaniel; Tammoja, Heiki2017 International Conference on Control, Artificial Intelligence, Robotics & Optimization (ICCAIRO), 20-22 May 2017 : proceedings2017 / p. 177-181 http://doi.ieeecomputersociety.org/10.1109/ICCAIRO.2017.42

Explaining the decisions of deep learning models for load disaggregation (NILM) based on XAIMachlev, Ram; Malka, Asaf; Perl, Michael; Levron, Yoash; Belikov, Juri2022 IEEE Power & Energy Society General Meeting (PESGM)2022 / art. 183865 , p. 1-5 : ill https://doi.org/10.1109/PESGM48719.2022.9917049

Fast test cost calculation for hybrid BIST in digital systemsOrasson, Elmet; Raidma, Rein; Ubar, Raimund-Johannes; Jervan, Gert; Peng, ZeboEuromicro Symposium on Digital Systems Design : [Architectures, Methods and Tools : DSD 2001] : September 4-6, 2001, Warsaw, Poland : proceedings2001 / p. 318-325 : ill

Fault diagnosis in integrated circuits with BISTUbar, Raimund-Johannes; Kostin, Sergei; Raik, Jaan; Evartson, Teet; Lensen, Harri10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007 : 29-31 August 2007, Lübeck, Germany : proceedings2007 / p. 604-610 : ill http://dx.doi.org/10.1109/DSD.2007.4341530

Fault-tolerant scheduling of mixed-critical applications on multi-processor platformsBagheri, Mehrdad; Jervan, Gert2014 International Conference on Embedded and Ubiquitous Computing : EUC 2014 : 26-28 August 2014, Milano, Italy : proceedings2014 / p. 25-32 : ill

Formalization of finite state machines with data path for the verification of high-level synthesisBorrione, Dominique; Dušina, Julia; Pierre, LaurenceXI Brasilian Symposium on Integrated Circuit Design, September 30 - October 3, 1998, Rio de Janeiro, Brazil : proceedings1998 / p. 99-102: ill

FP7 collaborative research project DIAMOND : diagnosis, error modeling and correction for reliable systems designRaik, JaanProceedings : 2012 17th IEEE European Test Symposium (ETS) : May 28th–June 1st, 2012, Annecy, France2012 / 1 p https://ieeexplore.ieee.org/document/6233052

Functional built-in self-test for processor cores in SoCUbar, Raimund-Johannes; Indus, Viljar; Kalmend, Oliver; Evartson, Teet; Orasson, Elmet30th IEEE NORCHIP Conference : Copenhagen, Denmark, November 12-14, 20122012 / p. 1-4 : ill

Generation of tests for the localization of single gate design errors in combinational circuits using the stuck-at fault modelUbar, Raimund-Johannes; Borrione, DominiqueXI Brasilian Symposium on Integrated Circuit Design, September 30 - October 3, 1998, Rio de Janeiro, Brazil : proceedings1998 / p. 51-54

Heuristics for designing and evaluating socio-technical agent-oriented behaviour models with Coloured Petri NetsMahunnah, Msury; Norta, Alexander; Ma, Lixin; Taveter, KuldarIEEE 38th Annual International Computers, Software and Applications Conference Workshops : 27-29 July 2014, Västerås, Sweden : proceedings2014 / p. 438-443 : ill

Hierarchical analysis of short defects between metal lines in CMOS ICPleskacz, Witold A.; Jenihhin, Maksim; Raik, Jaan; Rakowski, Michal; Ubar, Raimund-Johannes; Kuzmicz, WieslawProceedings : 11th EUROMICRO Conference on Digital System Design : Architectures, Methods and Tools : (DSD 2008) : September 3-5, 2008, Parma, Italy2008 / p. 729-734 : ill

Hierarchical calculation of malicious faults for evaluating the fault-toleranceUbar, Raimund-Johannes; Devadze, Sergei; Jenihhin, Maksim; Raik, Jaan; Jervan, Gert; Ellervee, PeeterProceedings : Fourth IEEE International Symposium on Electronic Design, Test and Applications : [DELTA 2008] : 23-25 January 2008, Hong Kong, SAR, China2008 / p. 222-227 : ill

Hierarchical defect-oriented fault simulation for digital circuitsBlyzniuk, M.; Cibakova, Tatiana; Gramatova, Elena; Kuzmicz, W.; Lobur, M.; Pleskacz, Witold A.; Raik, Jaan; Ubar, Raimund-JohannesIEEE European Test Workshop : 23-26 May 2000, Cascais, Portugal : ETW 2000 : proceedings2000 / p. 69-74 : ill

Hierarchical identification of untestable faults in sequential circuitsRaik, Jaan; Ubar, Raimund-Johannes; Krivenko, Anna; Kruus, Margus10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007 : 29-31 August 2007, Lübeck, Germany : proceedings2007 / p. 668-671 : ill http://dx.doi.org/10.1109/DSD.2007.4341539

High-level decision diagram based fault models for targeting FSMsRaik, Jaan; Ubar, Raimund-Johannes; Viilukas, Taavi9th EUROMICRO Conference on Digital Systems Design : Architectures, Methods and Tools (DSD 2006) : 30 August 2006-1 September 2006, Cavtat near Dubrovnik, Croatia : proceedings2006 / p. 353-358 : ill http://dx.doi.org/10.1109/DSD.2006.60

A hybrid BIST architecture and its optimization for SoC testingJervan, Gert; Peng, Zebo; Ubar, Raimund-Johannes; Kruus, HelenaProceedings of the 3rd International Symposium on Quality Electronic Design : ISQED 2002, March 18-21, 2002, San Jose, California2002 / p. 273-279 : ill

Hybrid BIST optimization for core-based systems with test pattern broadcastingUbar, Raimund-Johannes; Jenihhin, Maksim; Jervan, Gert; Peng, ZeboDELTA 2004 : second IEEE International Workshop on Electronic Design, Test and Applications : 28-30 January 2004, Perth, Australia : proceedings2004 / p. 3-8 : ill http://doi.ieeecomputersociety.org/10.1109/DELTA.2004.10057

Hybrid BIST optimization using reseeding and test set compactionJervan, Gert; Orasson, Elmet; Kruus, Helena; Ubar, Raimund-Johannes10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007 : 29-31 August 2007, Lübeck, Germany : proceedings2007 / p. 596-603 : ill http://dx.doi.org/10.1109/DSD.2007.4341529

Hybrid BIST time minimization for core-based systems with STUMPS architectureJervan, Gert; Eles, Petru; Peng, Zebo; Ubar, Raimund-Johannes; Jenihhin, Maksim18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems : 3-5 November 2003, Boston, Massachusetts : proceedings2003 / p. 225-232 : ill

IaaS platforms : how secure are they?Astrova, Irina; Koschel, Arne; Henke, Mats LennartIEEE 30th International Conference on Advanced Information Networking and Applications Workshops : WAINA 2016 : 23-25 March 2016, Crans-Montana, Switzerland : proceedings2016 / p. 843-848 : ill https://doi.org/10.1109/WAINA.2016.22

Implementation of address-based data sorting on different FPGA platformsSudnitsõn, Aleksander; Mihhailov, Dmitri; Sklyarov, Valery; Skliarova, IouliiaProceedings of IEEE East-West Design & Test Symposium (EWDTS’2012) : Kharkov, Ukraine, September 14–17, 20122012 / p. 38-41

Improved fault emulation for synchronous sequential circuitsRaik, Jaan; Ellervee, Peeter; Tihhomirov, Valentin; Ubar, Raimund-JohannesProceedings : DSD'2005 : 8th Euromicro Conference on Digital System Design : Architectures, Methods and Tools : Porto, Portugal, August 30 - September 3, 20052005 / p. 72-78 : ill

Information processing for mass-customized clothing productionElbrecht, Pirjo; Palm, Knut-Joosep2016 IEEE Tenth International Conference on Semantic Computing : 3-5 February 2016, Laguna Hills, California : proceedings2016 / p. 362-365 : ill https://doi.org/10.1109/ICSC.2016.51

Integrated design and test generation under Internet based environment MOSCITOSchneider, Andre; Ivask, Eero; Ubar, Raimund-JohannesEuromicro Symposium on Digital System Design : Architectures, Methods and Tools : September 4-6, 2002, Dortmund, Germany : proceedings2002 / p. 187-194 : ill http://dx.doi.org/10.1109/DSD.2002.1115368

Kalman-filter based maximum power point tracking for a single-stage grid-connected photovoltaic systemFarrokhi, Ehsan; Ghoreishy, Hoda; Ahmadiahangar, Roya; Rosin, ArgoIECON 2021 – 47th Annual Conference of the IEEE Industrial Electronics Society2021 / Code 173927 https://doi.org/10.1109/IECON48115.2021.9589653 Conference Proceedings at Scopus Article at Scopus Article at WOS

Measurement and operation based condition monitoring methodology for high voltage circuit breakersAsefi, Sajjad; Andreesen, Guido; Leinakse, Madis; Kilter, Jako; Kalmet, Tauri; Manninen, Henri; Landsberg, Mart2022 IEEE PES Innovative Smart Grid Technologies Conference Europe (ISGT-Europe) : proceedings2022 / Art. 184786 https://doi.org/10.1109/ISGT-Europe54678.2022.9960521

Modelling sound conflict management for virtual-enterprise collaborationNarendra, Nanjangud C.; Norta, Alexander; Mahunnah, Msury; Maggi, Fabrizio Maria2014 IEEE International Conference on Services Computing SCC 2014 : 27 June-2 July 2014, Anchorage, Alaska : proceedings2014 / p. 813-820 : ill

Morphable compression architecture for efficient configuration in CGRAsJafri, Syed Mohammad Asad Hassan; Tajammul, Muhammad Adeel; Ellervee, Peeter2014 17th Euromicro Conference on Digital System Design : DSD 2014 : 27-29 August 2014, Verona, Italy : proceedings2014 / p. 42-49 : ill

Multi-level fault simulation of digital systems on decision diagramsUbar, Raimund-Johannes; Raik, Jaan; Ivask, Eero; Brik, MarinaThe First IEEE International Workshop on Electronic Design, Test and Applications : DELTA 2002, 29-31 January 2002, Christchurch, New Zealand : proceedings2002 / p. 86-91 : ill

New fault models and self-test generation for microprocessors using High-Level Decision DiagramsJasnetski, Artjom; Raik, Jaan; Tšertov, Anton; Ubar, Raimund-Johannes2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems DDECS 2015 : 22-24 April 2015, Belgrade, Serbia : proceedings2015 / p. 251-254 : ill

NoCDepend : a flexible and scalable dependability technique for 3D networks-on-chipHollstein, Thomas; Azad, Siavoosh Payandeh; Kogge, Thilo; Ying, Haoyuan; Hofmann, Klaus2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems DDECS 2015 : 22-24 April 2015, Belgrade, Serbia : proceedings2015 / p. 75-78 : ill http://dx.doi.org/10.1109/DDECS.2015.30

Off-line testing of delay faults in NoC interconnectsBengtsson, Tomas; Jutman, Artur; Kumar, Shashi; Peng, Zebo; Ubar, Raimund-Johannes9th EUROMICRO Conference on Digital Systems Design : Architectures, Methods and Tools (DSD 2006) : 30 August 2006-1 September 2006, Cavtat near Dubrovnik, Croatia : proceedings2006 / p. 677-680 : ill http://dx.doi.org/10.1109/DSD.2006.72

Open data as enabler of public service co-creation : exploring the drivers and barriersToots, Maarja; McBride, Keegan David Braun; Kalvet, Tarmo; Krimmer, Robert JohannesProceedings of the 7th International Conference for E-Democracy and Open Government CeDEM17 : Danube University Krems, Krems, Austria, 17-19 May 20172017 / p. 102-112 : tab https://doi.org/10.1109/CeDEM.2017.12

Optimization of memory-constrained hybrid BIST for testing core-based systemsJervan, Gert; Kruus, Helena; Orasson, Elmet; Ubar, Raimund-JohannesProceedings of the IEEE 2nd International Symposium on Industrial Embedded Systems : SIES'2007 : Lisbon, Portugal, 4-6 July 20072007 / p. 71-77

Power-constrained hybrid BIST test scheduling in an abort-on-first-fail test environmentHe, Zhiyuan; Jervan, Gert; Peng, Zebo; Eles, PetruProceedings : DSD'2005 : 8th Euromicro Conference on Digital System Design : Architectures, Methods and Tools : Porto, Portugal, August 30 - September 3, 20052005 / p. 83-86 : ill

Recognition and analysis of the contours drawn during the Poppelreuter's testNõmm, Sven; Bardõš, Konstantin; Mašarov, Ilja; Kozhenkina, Julia; Toomela, Aaro; Toomsoo, Toomas2016 15th IEEE International Conference on Machine Learning and Applications : 18-20 December 2016, Anaheim, California : proceedings2016 / p. 170-175 : ill http://doi.org//10.1109/ICMLA.2016.0036

A reference architecture for a national e-learning infrastructureSaay, Mohammad Salim; Norta, Alexander9th IEEE/ACM International Conference on Utility and Cloud Computing : UCC 2016 : 6-9 December 2016, Tongji University, Shanghai, China : proceedings2016 / p. 404-409 : ill https://doi.org/10.1145/2996890.3007894

Rejuvenation of NBTI-impacted processors using evolutionary generation of assembler programsPellerey, Francesco; Jenihhin, Maksim; Squillero, Giovanni; Raik, Jaan; Sonza Reorda, Matteo; Tihhomirov, Valentin; Ubar, Raimund-Johannes2016 IEEE 25th Asian Test Symposium : 21-24 November 2016, Hiroshima, Japan2016 / p. 304-309 : ill https://doi.org/10.1109/ATS.2016.57

Remote and virtual laboratories in problem-based learning scenariosWuttke, Heinz-Dietrich; Ubar, Raimund-Johannes; Henke, Karsten2010 IEEE International Symposium on Multimedia ISM 2010 : 13-15 December 2010,
Taichung, Taiwan : proceedings2010 / p. 377-382 : ill http://dx.doi.org/10.1109/ISM.2010.63

Re-using chip level DFT at board levelGu, Xinli; Jutman, ArturProceedings : 2012 17th IEEE European Test Symposium (ETS) : May 28th–June 1st, 2012, Annecy, France2012 / 1 p

Revolver : a high-performance MIMD architecture for collision free computingÖberg, I.; Ellervee, PeeterEuromicro Conference : proceedings : 24th Euromicro Conference : Västerås, Sweden, August 25-27, 1998. Vol. 11998 / p. 301-308

RFID-based communications for a self-organizing robot swarmTammet, Tanel; Vain, Jüri; Puusepp, Andres; Reilent, Enar; Kuusik, AlarSASO 2008 : Second IEEE International Conference on Self-Adaptive and Self-Organizing Systems : 20-24 October, 2008, Venice, Italy : proceedings2008 / p. 45-54

Sequential circuit test generation using decision diagram modelsRaik, Jaan; Ubar, Raimund-JohannesDesign, Automation and Test in Europe : DATE : Conference and Exhibition 1999 : Munich, Germany, March 9-12, 1999 : proceedings1999 / p. 736-740: ill

Series buck-boost partial power converter based on the push-pull converterAbdel-Rahim, Omar; Chub, Andrii; Blinov, Andrei; Vinnikov, DmitriIECON 2022 : 48th Annual Conference of the IEEE Industrial Electronics Society : 17-20 Oct. 20222022 / code. 184962 https://doi.org/10.1109/IECON49645.2022.9968574 Conference Proceedings at Scopus Article at Scopus

SPICE-inspired fast gate-level computation of NBTI-induced delays in nanoscale logicKostin, Sergei; Raik, Jaan; Ubar, Raimund-Johannes; Jenihhin, Maksim2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems DDECS 2015 : 22-24 April 2015, Belgrade, Serbia : proceedings2015 / p. 223-228 : ill

SSBDDs and double topology for multiple fault reasoningUbar, Raimund-Johannes; Kostin, Sergei; Raik, JaanProceedings of IEEE East-West Design & Test Symposium (EWDTS’2012) : Kharkov, Ukraine, September 14–17, 20122012 / p. 23-28

SystemC-based loose models for simulation speed-up by abstraction of RTL IP coresAbrar, Syed Saif; Jenihhin, Maksim; Raik, Jaan2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems DDECS 2015 : 22-24 April 2015, Belgrade, Serbia : proceedings2015 / p. 71-74 : ill http://dx.doi.org/10.1109/DDECS.2015.39

Teaching digital system testOyeniran, Adeboye Stephen; Ubar, Raimund-Johannes; Kruus, MargusThe 27th EAEEIE Annual Conference : June 7-9, 2017, Grenoble2017 / [6] p

Temporally extended high-level decision diagrams for PSL assertions simulationJenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Ubar, Raimund-JohannesProceedings : Thirteenth IEEE European Test Symposium : ETS 2008 : 25-29 May 2008, Verbania, Italy2008 / p. 61-68 : ill

Test cost minimization for hybrid BISTJervan, Gert; Peng, Zebo; Ubar, Raimund-JohannesIEEE International Symposium on Defect and Fault Tolerance in VLSI Systems : 25-27 October 2000, Yamanashi, Japan : proceedings2000 / p. 283-298 : ill

Test time minimization for hybrid BIST of core-based systemsJervan, Gert; Eles, Petru; Peng, Zebo; Ubar, Raimund-Johannes; Jenihhin, Maksim12th Asian Test Symposium (ATS 2003) : 17-19 November 2003, Xian, China2003 / p. 318-325 : ill

The role of governance, cooperation, and eService use in current eGovernment stage modelsMeyerhoff Nielsen, MortenProceedings of the 49th Annual Hawaii International Conference on System Sciences : 5-8 January 2016, Kauai, Hawaii2016 / p. 2850-2860 : tab https://doi.org/10.1109/HICSS.2016.357

Timing analysis in OO system life-cyclesMõtus, Leo; Näks, Tõnu; Holt, Jon D.Proceedings : First International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC'98) : April 20-22, 1998, Kyoto, Japan1998 / p. 327-334

Timing simulation of digital circuits with binary decision diagramsUbar, Raimund-Johannes; Jutman, Artur; Peng, Z.Design, Automation and Test in Europe : Conference and Exhibition 2001 : Munich, Germany, March 13-16, 2001 : proceedings2001 / p. 460-466 : ill

TOP : an algorithm for three-level optimization of PLDsDubrova, E.; Ellervee, Peeter; Miller, D.M.; Muzio, J.C.Design, Automation and Test in Europe : Conference and Exhibition 2000 : Paris, France, March 27-30, 2000 : proceedings2000 / p. 751

Verified multiple-time signature scheme from one-time signatures and timestampingFirsov, Denis; Lakk, Henri; Truu, Ahto2021 IEEE 34th Computer Security Foundations Symposium (CSF) : June 21-25, 2021, Virtual Conference : proceedings2021 / 13 p https://doi.org/10.1109/CSF51468.2021.00051

Verifying response times in networked automation systems using jitter boundsSrinivasan, Seshadhri; Vain, JüriIEEE 25th International Symposium on Software Reliability Engineering Workshops : ISSREW 2014 : 3-6 November 2014, Naples, Italy : proceedings2014 / p. 47-50 : ill

Vulnerability assessment of web services with model-based mutation testingSiavashi, Faezeh; Truscan, Dragos; Vain, Jüri2018 IEEE 18th International Conference on Software Quality, Reliability, and Security - QRS 2018 - : 16–20 July 2018, Lisbon, Portugal : proceedings2018 / p. 301–312 : ill http://doi.org/10.1109/QRS.2018.00043