Algorithms of functional level testability analysis for digital circuitsUbar, Raimund-Johannes; Kuchcinski, KtzysztofPeriodica polytechnica. Electrical engineering1992 / 3/4, p. 295-308

Instrumentation phase locked loopMin, MartPeriodica polytechnica. Electrical engineering1990 / 3, p. 221-232: fig