• An automatic approach to evaluate assertions' quality based on data-mining metricsGhasempouri, Tara; Niazmand, Behrad; Raik, JaanProceedings 2nd IEEE International Test Conference in Asia : ITC-Asia 2018, 15-17 August 2018, Harbin, China2018 / p. 61-66 : ill https://doi.org/10.1109/ITC-Asia.2018.00021
• Application of high-level decision diagrams for simulation-based verification tasksJenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Ubar, Raimund-JohannesEstonian journal of engineering2010 / 1, p. 56-77 : ill
• Approaches to extra-functional verification of security and reliability aspects in hardware designs = Riistvaraprojektide turva- ja töökindlusaspektide ekstrafunktsionaalse verifitseerimise lähenemisviisidLai, Xinhui2022 https://doi.org/10.23658/taltech.29/2022 https://digikogu.taltech.ee/et/Item/cff1aeb9-b0b2-49ce-b81a-bfb9dc25fd56 https://www.ester.ee/record=b5502807*est
• ARTmine : automatic association rule mining with temporal behavior for hardware verificationHeidari Iman, Mohammad Reza; Jervan, Gert; Ghasempouri, Tara2024 Design, Automation & Test in Europe Conference & Exhibition (DATE) : Valencia, Spain, 25-27 March 2024 : proceedings2024 / p. 1-6 : ill https://ieeexplore.ieee.org/document/10546742
• Assertion checking with PSL and high-level decision diagramsJenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Ubar, Raimund-JohannesDigest of papers IEEE 8th Workshop on RTL and High Level Testing : WRTLT'07 : October 12-13, 2007, Beijing, China2007 / p. 105-110 : ill https://pld.ttu.ee/~maksim/phd_papers/%5B12%5D%20wrtlt%2707.pdf
• An automated method for mining high-quality assertion setsHeidari Iman, Mohammad Reza; Raik, Jaan; Jenihhin, Maksim; Jervan, Gert; Ghasempouri, TaraMicroprocessors and microsystems2023 / art. 104773 https://doi.org/10.1016/j.micpro.2023.104773 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-85146842129&origin=inward&txGid=c7a7060dbe54a8d7b2981d8e5878877f https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2023 https://www.webofscience.com/wos/woscc/full-record/WOS:000926500700001
• Autonomous driving validation and verification using digital twinsPikner, Heiko; Malayjerdi, Mohsen; Bellone, Mauro; Baykara, Baris Cem; Sell, RaivoProceedings of the 10th International Conference on Vehicle Technology and Intelligent Transport Systems - VEHITS. Vol. 12024 / p. 204-211 https://doi.org/10.5220/0012546400003702
• Between qualification and certification : specifying and verifying model transformations in an embedded code generatorToom, AndresInfo- ja kommunikatsioonitehnoloogia doktorikooli IKTDK neljanda aastakonverentsi artiklite kogumik : 26.-27. novembril 2010, Essu mõis2010 / lk. 109-112 : ill
• Code coverage analysis on high level decision diagramsReinsalu, UljanaInfo- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum2007 / lk. 56-59 : ill
• Comparison of different expert system verification criteriaTepandi, JaakAbstracts of ECAI'90 Workshop on Verification and Test of Knowledge-Based Systems, Stockholm, August 7, 19901990
• Comparison of different expert system verification criteriaTepandi, JaakValidation, verification, and test of knowledge-based systems1991 / p. 49-62
• Component based development of hybrid control systemsVain, Jüri; Kuusik, Alar; Kääramees, MarkoProceedings of the 15th International Conference on CAD/CAM, Robotics & Factories of the Future CARSAMPFOF'99 : August 18-20, 1999, Aguas de Lindoia, Brasil. Vol. 21999 / p. RW5-1 - RW5-6 https://www.researchgate.net/publication/2611129_Component_Based_Development_of_Hybrid_Control_Systems
• Data exchange for shared situation awarenessPreden, Jürgo-Sören; Mõtus, Leo; Pahtma, Raido; Meriste, MerikCogSIMA 2012 : 2012 IEEE International Multi-Disciplinary Conference on Cognitive Methods in Situation Awareness and Decision Support : [proceedings]2012 / p. 198-201 : ill https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6188380
• Development and verification of control and protection algorithms for the special purpose high power convertersRoasto, Indrek; Vinnikov, Dmitri; Vodovozov, ValeryIntelligent Technologies in Logistics and Mechatronics Systems : ITELMS'2008 : proceedings of the 3rd International Workshop : May 22-23, 2008, Panevežys, Lithuania2008 / p. 23-27 : ill
• Development of a validation regime for an autonomous campus shuttleMedrano-Berumen, Christopher; Malayjerdi, Mohsen; Ilhan Akbas, Mustafa; Sell, RaivoIEEE SoutheastCon 2020, Raleigh, NC, 28-29 March 2020 : IEEE Region 3's annual conference : virtual : proceedings2020 / 8 p https://doi.org/10.1109/SoutheastCon44009.2020.9249692
• Diagnosis and correction of multiple design errors using critical path tracing and mutation analysisHantson, Hanno; Repinski, Urmas; Raik, Jaan; Jenihhin, Maksim; Ubar, Raimund-JohannesLATW 2012 : 13th IEEE Latin-American Test Workshop proceedings : April 10th-13th, 2012, Quito, Ecuador2012 / [6 p.] : ill https://ieeexplore.ieee.org/document/6261234
• Enhancing assertion-based verification in hardware designs through data mining algorithms = Andmekaeve algoritmide kasutamine riistvarasüsteemide väidete-põhise verifitseerimise parendamiseksHeidari Iman, Mohammad Reza2024 https://digikogu.taltech.ee/et/Item/622f3660-e890-454d-aa85-7cc505557f77 https://doi.org/10.23658/taltech.37/2024 https://www.ester.ee/record=b5694015*est
• Experiments with travelling wave transients for verification of suitability of sensorKütt, Lauri; Järvik, Jaan11th International Symposium "Topical Problems in the Field of Electrical and Power Engineering." Doctoral School of Energy and Geotechnology II : Pärnu, Estonia, January 16-21, 20122012 / p. 149-152 : ill
• Exploiting aspects in model-based testingSarna, Külli; Vain, JüriFOAL'12 : proceedings of the eleventh workshop on Foundations of Aspect-Oriented Languages : March 26, 2012, Potsdam, German2012 / p. 45-47 : ill https://www.researchgate.net/publication/254007794_Exploiting_aspects_in_model-based_testing
• Fault simulation and code coverage analysis of RTL designs using high-level decision diagrams = Rikete simuleerimine ja koodikatte analüüs register-siirde tasemel kasutades kõrgtaseme otsustusdiagrammeReinsalu, Uljana2013 https://www.ester.ee/record=b2963595*est
• Formal Techniques for Networked and Distributed Systems - FORTE 2007 : 27th IFIP WG 6.1 International Conference : Tallinn, Estonia, June 27-29, 2007 : proceedingsDerrick, John; Vain, Jüri2007 https://www.ester.ee/record=b2286028*est
• Formal verification and error correction on high-level decision diagrams = Formaalne verifitseerimine ja vigade parandamine kõrgtasemelistel otsustusdiagrammidelKarputkin, Anton2012
• Formal verification of COLREG-Based Navigation of maritime autonomous systemsShokri-Manninen, Fatima; Vain, Jüri; Walden, MarinaSoftware Engineering and Formal Methods : 18th International Conference, SEFM 2020, Amsterdam, The Netherlands, September 14-18, 2020 : Proceedings2020 / p. 41-59 https://doi.org/10.1007/978-3-030-58768-0_3 https://www.scopus.com/sourceid/25674 https://www.scopus.com/record/display.uri?eid=2-s2.0-85091595918&origin=inward&txGid=fba8bfe6cc92cf937970ed1d0fc27606 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=LECT%20NOTES%20ARTIF%20INT&year=2005 https://www.webofscience.com/wos/woscc/full-record/WOS:000722446400003
• Formal verification of the binary exponential backoff protocolHooman, JozefProceedings of the Estonian Academy of Sciences. Engineering1998 / 2, p. 89-105
• A framework for modelling, verification and transformation of concurrent imperative programsBortin, MaksymarXiv.org2020 / 57 p https://arxiv.org/abs/2007.02261 https://doi.org/10.48550/arXiv.2007.02261
• A global survey of standardization and industry practices of automotive cybersecurity validation and verification testing processes and toolsRoberts, Andrew; Marksteiner, Stefan; Soyturk, Mujdat; Yaman, Berkay; Yang, YiSAE international journal of connected and automated vehicles2023 / art. 12-07-02-0013 https://doi.org/10.4271/12-07-02-0013 https://www.scopus.com/sourceid/21101041536 https://www.scopus.com/record/display.uri?eid=2-s2.0-85180776391&origin=inward&txGid=357b3a33a3fe0d58bfa4acdf8be71b6d
• Hardware modeling for design verification and debug = Riistvara modelleerimine disaini verifitseerimise ja silumise jaoksTšepurov, Anton2013 https://www.ester.ee/record=b2963501*est
• A hierarchical approach for devising area efficient concurrent online checkersNiazmand, Behrad; Azad, Siavoosh Payandeh; Ghasempouri, Tara; Raik, Jaan; Jervan, GertProceedings 2nd IEEE International Test Conference in Asia : ITC-Asia 2018, 15-17 August 2018, Harbin, China2018 / p. 139-144 : ill https://doi.org/10.1109/ITC-Asia.2018.00034
• Integration of iUML-B and UPPAAL timed automata for development of real-time systems with concurrent processesShokri-Manninen, Fatima; Tsiopoulos, Leonidas; Vain, Jüri; Walden, MarinaRigorous State-Based Methods 7th International Conference, ABZ 2020, Ulm, Germany, May 27–29, 2020 : proceedings2020 / p. 186-202 https://doi.org/10.1007/978-3-030-48077-6_13 https://www.scopus.com/sourceid/25674 https://www.scopus.com/record/display.uri?eid=2-s2.0-85086075390&origin=inward&txGid=f52e7fbb23ffa296d6180f087a36dfe9
• Intelligent support for expert system verification and testing in object-oriented programming environments : (preprint)Trausan-Matu, S.; Tepandi, Jaak; Barbuceanu, M.1990
• ISS seminar disaini verifitseerimisest ja testimise automatiseerimisestTammemäe, KalleArvutustehnika ja Andmetöötlus1997 / 7/8, lk. 47-52
• Issues in verification of distributed rule basesTepandi, JaakISAT '911991 / p. 164-174
• Memory arbiter synthesis and verification for a radar memory interface cardErnits, Juhan-PeepNordic journal of computing2005 / 2, p. 68-88 https://homes.cs.aau.dk/~kgl/AMETIST/Year3/ernits.pdf
• A methodology for automated mining of compact and accurate assertion setsHeidari Iman, Mohammad Reza; Raik, Jaan; Jenihhin, Maksim; Jervan, Gert; Ghasempouri, Tara2021 IEEE Nordic Circuits and Systems Conference (NorCAS) : Oslo, Norway, October 26-272021 / 7 p. : ill https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9599865 https://doi.org/10.1109/NorCAS53631.2021.9599865
• Mikk Raud: Eestil on aeg oma kiibipotentsiaal ellu äratadaArjakas, Merilidiplomaatia.ee2023
• Model verification for analysis of wind power impact to transient stability in isolated power system using combined relay protection and dynamics modelling approachMaripuu, Rain; Tsernobrovkin, Oleg; Palu, Ivo; Kilter, JakoPQ2012 : 8th International Conference : 2012 Electric Power Quality and Supply Reliability : June 11-13, 2012, Tartu, Estonia : conference proceedings2012 / p. 169-174 : ill https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6256222
• A model-based approach for design and verification of Industrial Internet of ThingsMuthukumar, Natarajan; Srinivasan, Seshadhri; Ramkumar, Kannan; Pal, Deepak; Vain, Jüri; Ramaswamy, SriniFuture generation computer systems2019 / p. 354-363 : ill https://doi.org/10.1016/j.future.2018.12.012 https://www.scopus.com/sourceid/12264 https://www.scopus.com/record/display.uri?eid=2-s2.0-85060110798&origin=inward&txGid=3c14b03ae74608c4192158fb37ecb2c2 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=FUTURE%20GENER%20COMP%20SY&year=2022 https://www.webofscience.com/wos/woscc/full-record/WOS:000465509600029
• Model-based verification with error localization and error correction for C designsRepinski, UrmasПрограммные продукты и системы = Programmnye produkty i sistemy = Software & systems2012 / p. 221-229 : ill
• Multi-modal biometric system security and privacyEssen, Akim; Sorell, Matthew; Maennel, Olaf ManuelProceedings of the 5th Interdisciplinary Cyber Research Conference 2019 : 29th of June 2019, Tallinn University of Technology2019 / p. 30-32 https://www.ester.ee/record=b5238490*est
• Mutation-based verification and error correction in high-level designs = Mutatsioonidel põhinev verifitseerimine ja vigade parandamine kõrgtaseme skeemidesHantson, Hanno2015 https://www.ester.ee/record=b4518212*est
• On reusability of verification assertions for testingJenihhin, Maksim; Raik, JaanInfo- ja kommunikatsioonitehnoloogia doktorikooli IKTDK kolmanda aastakonverentsi artiklite kogumik : 25.-26. aprill 2008, Voore külalistemaja2008 / p. 43-46 : ill
• On reusability of verification assertions for testingJenihhin, Maksim; Raik, Jaan; Ubar, Raimund-Johannes; Tšepurov, AntonBEC 2008 : 2008 International Biennial Baltic Electronics Conference : proceedings of the 11th Biennial Baltic Electronics Conference : Tallinn University of Technology : October 6-8, 2008, Tallinn, Estonia2008 / p. 151-154 : ill
• On the use of defensive schemes for hardware security = Kaitseskeemid riistvara turvalisuse tagamiseksEslami, Mohammad2024 https://www.ester.ee/record=b5701420*est https://doi.org/10.23658/taltech.53/2024 https://digikogu.taltech.ee/et/Item/068530be-4810-4489-9604-fb838d298b45
• On verification of the software development processKumlander, DenissInnovations and advances in computing, informatics, systems sciences, networking and engineering2015 / p. 339-343 http://dx.doi.org/10.1007/978-3-319-06773-5_45
• Processor vulnerability detection with the aid of assertions : RISC-V case studyHeidari Iman, Mohammad Reza; Ahmadi-Pour, Sallar; Drechsler, Rolf; Ghasempouri, Taratechrxiv.org2024 / p. 1-8 : ill https://doi.org/10.36227/techrxiv.172101134.45466090/v1
• Proficiency testing in the area of measuring instruments belonging to verificationKulderknup, Edi; Laaneots, ReinProc. 12th International Metrology Congress : Lyon, France2005 / [6] p
• PSL assertion checking using temporally extended high-level decision diagramsJenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Ubar, Raimund-JohannesJournal of electronic testing : theory and applications2009 / 6, p. 289-300 : ill https://pld.ttu.ee/home/maksim/phd_papers/%5B11%5D%20latw%2708.pdf
• PSL assertion checking with temporally extended high-level decision diagramsJenihhin, Maksim; Raik, Jaan; Tšepurov, Anton; Ubar, Raimund-JohannesProceedings of the 9th IEEE Latin-American Test Workshop : LATW2008 : February 17-20, 2008, Puebla, Mexico2008 / p. 49-54 : ill https://pld.ttu.ee/~maksim/phd_papers/%5B11%5D%20latw%2708.pdf
• PSL assertions based verification with HLDD toolsJenihhin, MaksimInfo- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum2007 / lk. 17-20 : ill
• Reusing verification assertions as security checkers for Hardware Trojan detectionEslami, Mohammad; Ghasempouri, Tara; Pagliarini, Samuel Nascimento2022 23rd International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA : 06-07 April 20222022 / p. 1-6 : ill https://doi.org/10.1109/ISQED54688.2022.9806292
• SCARF : securing chips with a robust framework against fabrication-time hardware trojansEslami, Mohammad; Ghasempouri, Tara; Pagliarini, Samuel NascimentoIEEE Transactions on Computers2024 / p. 2761-2775 https://doi.org/10.1109/TC.2024.3449082 https://www.scopus.com/sourceid/25033 https://www.scopus.com/record/display.uri?eid=2-s2.0-85201752061&origin=resultslist&sort=plf-f&src=s&sot=b&sdt=b&s=TITLE-ABS-KEY%28%22SCARF%3A+Securing+Chips+With+a+Robust+Framework+Against+Fabrication-Time+Hardware+Trojans%22%29&sessionSearchId=7f45e0ec132af76c064c755f1de85733&relpos=0 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=IEEE%20T%20COMPUT&year=2023 https://www.webofscience.com/wos/woscc/full-record/WOS:001351576000009
• SCARF : securing chips with a robust framework against fabrication-time hardware Trojans : preprintEslami, Mohammad; Ghasempouri, Tara; Pagliarini, Samuel NascimentoarXiv.org2024 / 14 p. : ill https://doi.org/10.48550/arXiv.2402.12162
• A security verification template to assess cache architecture vulnerabilitiesGhasempouri, Tara; Raik, Jaan; Paul, Kolin; Reinbrecht, Cezar; Hamdioui, Said; Taouil, M.2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), April 22nd – 24th 2020 Novi Sad, Serbia : Proceedings2020 / art. 9095707, 6 p https://doi.org/10.1109/DDECS50862.2020.9095707
• Selected issues of modeling, verification and testing of digital systemsJutman, Artur2004 https://www.ester.ee/record=b1989760*est
• Self-aware cyber-physical systemsBellman, K.; Landauer, C.; Dutt, N.; Tammemäe, KalleACM transactions on cyber-physical systems2020 / p. 1−26 https://doi.org/10.1145/3375716 https://www.scopus.com/sourceid/21100935201 https://www.scopus.com/record/display.uri?eid=2-s2.0-85089940520&origin=inward&txGid=5e937d404519e48d77f4d2e9efd9235c https://jcr.clarivate.com/jcr-jp/journal-profile?journal=ACM%20TRANS%20CYBER-PHYS&year=2022 https://www.webofscience.com/wos/woscc/full-record/WOS:000582620100002
• Simulation-based hardware verification with high-level decision diagrams = Simuleerimisel põhinev riistvara verifitseerimine kõrgtaseme otsustusdiagrammidelJenihhin, Maksim2008 https://www.ester.ee/record=b2431332*est
• Situation awareness for networked systemsPreden, Jürgo-Sören; Mõtus, Leo; Meriste, Merik; Riid, Andri2011 IEEE International Multi-Disciplinary Conference on Cognitive Methods in Situation Awareness and Decision Support : CogSIMA : Miami, USA, 22-24 Februar 20112011 / p. 123-130 : ill
• Test driven domain modellingPiho, Gunnar; Tepandi, Jaak; Parman, Marko; Puusep, Viljam; Roost, MartMIPRO 2011 : 34th International Convention on Information and Communication Technology, Electronics and Microelectronics : May 23-27, 2011, Opatija, Croatia : proceedings2011 / p. 576-581 https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5967121
• Testability analysis of digital design verificationHahanov, V.; Kaminska, M.; Fomina, JelenaBEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference2006 / p. 171-174 : ill
• Towards middleware based situation awarenessMõtus, Leo; Meriste, Merik; Preden, Jürgo-SörenMilitary Communications Conference - 2009 : MILCOM 2009 : 18-21 October 2009. 5th IEEE Workshop on Situation Management : SIMA 2009 : Boston, 19-21 October2009 / [7] p https://ieeexplore.ieee.org/document/5379986
• Towards reliable code generation with an open tool : evolutions of the gene-auto toolsetToom, Andres; Izerrouken, N.; Näks, Tõnu; Pantel, M.; Ssi Yan Kai, O.5th International Congress and exhibition ERTS2 2010 : Embedded Real Time Software and Systems : 19-21 May 2010, Toulouse, France2010 / [10] p https://hal.science/hal-02267640/document
• Towards reliable code generation with an open tool : evolutions of the Gene-Auto toolsetToom, Andres; Izerrouken, N.; Näks, Tõnu; Pantel, M.; Ssi Yan Kai, O.Ingénieurs de l'Automobile2010 / p. 29-35 https://hal.science/hal-02267640/document
• Two phase technique for assembly line balancingVain, Jüri; Randvee, Ingmar; Riismaa, TiitPreprints of the 16th IFAC World Congress : Prague, Czech Republic, July 3-8, 20052005 / [6] p https://www.sciencedirect.com/science/article/pii/S1474667016375176
• Two state space reduction techniques for explicit state model checking = Kaks olekuruumi kahandamise tehnikat olekute otseesitusega mudelikontrollisErnits, Juhan-Peep2007 https://digi.lib.ttu.ee/i/?162
• Understanding multidimensional verification : where functional meets non-functionalLai, Xinhui; Balakrishnan, Aneesh; Lange, Thomas; Jenihhin, Maksim; Ghasempouri, Tara; Raik, Jaan; Alexandrescu, DanMicroprocessors and microsystems2019 / art. 102867, 13 p. : ill https://doi.org/10.1016/j.micpro.2019.102867 https://www.scopus.com/sourceid/15552 https://www.scopus.com/record/display.uri?eid=2-s2.0-85071020969&origin=inward&txGid=87d2f90199a10d44d941b14d594d2f30 https://jcr.clarivate.com/jcr-jp/journal-profile?journal=MICROPROCESS%20MICROSY&year=2022 https://www.webofscience.com/wos/woscc/full-record/WOS:000500052000047
• Using test pattern generation tool decider in hardware verificationViilukas, Taavi; Raik, JaanInfo- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum2007 / lk. 166-169 : ill
• Validation, verification and testing of object-oriented programsTepandi, Jaak; Trausan-Matu, S.Studies and researches in computers and informatics1990 / 1, p. 113-128
• Verifiability experiences in government online voting systemsPuiggali, Jordi; Cucurull, Jordi; Guasch, Sandra; Krimmer, Robert JohannesElectronic Voting : Second International Joint Conference, E-Vote-ID 2017 : Bregenz, Austria, October 24-27, 2017 : proceedings2017 / p. 248-263 : ill https://doi.org/10.1007/978-3-319-68687-5_15 https://www.scopus.com/sourceid/25674 https://www.scopus.com/record/display.uri?eid=2-s2.0-85032461936&origin=inward&txGid=b5f5530a3dc2c9970fc7c2ba91e99968 https://www.webofscience.com/wos/woscc/full-record/WOS:000612986000015
• Verification and error correction on High-Level Decision DiagramsKarputkin, Anton2013
• Verification formelle des resultats de la synthese de Haut Niveau : [doktoriväitekiri]Dušina, Julia1999
• Verification of the test qualityMatrosova, Anjela; Bochun, TatianaBEC'96 : the 5th Biennial Baltic Electronics Conference, October 7-11, 1996, Tallinn, Estonia : proceedings1996 / p. 307-310: ill
• Verification, testing and validation of rule-based expert systemsTepandi, JaakPreprints 11th IFAC World Congress "Automatic Control in the Service of Mankind" : Tallinn, Estonia, USSR, August 13-17, 1990. Vol. 71990 / p. 162-167
• Верификация на основе симуляции с нахождением и исправлением ошибок для С-дизайновRepinski, UrmasПрограммные продукты и системы = Programmnye produkty i sistemy = Software & systems2012 / с. 229-237 : ил