Synthesis of decision diagrams from clock-driven multi-process VHDL descriptions for test generation
Leveugle, R.
;
Ubar, Raimund-Johannes
Electron technology
1999
/
3, p. 282-287 : ill