High-speed logic level fault simulation
Ubar, Raimund-Johannes
;
Devadze, Sergei
Design and test technology for dependable systems-on-chip
2011
/
p. 310-335 : ill
https://www.igi-global.com/chapter/high-speed-logic-level-fault/51407