Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
routing logic (keyword)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publications
..
year
year of publication
Loading..
author
Loading..
TalTech department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
3
Look more..
(1/108)
Export
export all inquiry results
(3)
Save TXT fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
1
book article
Automated minimization of concurrent online checkers for network-on-chips
Saltarelli, Pietro
;
Niazmand, Behrad
;
Hariharan, Ranganathan
;
Raik, Jaan
;
Jervan, Gert
;
Hollstein, Thomas
10th International Symposium on Reconfigurable and Communication-centric Systems-on-Chip (ReCoSoC 2015) : Bremen, 29 June - 1 July 2015
2015
/
[8] p. : ill
http://dx.doi.org/10.1109/ReCoSoC.2015.7238079
book article
2
book article
A framework for area-efficient concurrent online checkers design
Saltarelli, Pietro
;
Niazmand, Behrad
;
Hariharan, Ranganathan
;
Raik, Jaan
;
Jervan, Gert
;
Hollstein, Thomas
MEDIAN Finale : Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale : November 10-11, 2015, Tallinn, Estonia
2015
/
p. 64-69 : ill
book article
3
book article
A framework for comprehensive automated evaluation of concurrent online checkers
Saltarelli, Pietro
;
Niazmand, Behrad
;
Raik, Jaan
;
Hariharan, Ranganathan
;
Jervan, Gert
;
Hollstein, Thomas
Euromicro Conference on Digital System Design : DSD 2015 : 26-28 August 2015, Funchal, Madeira, Portugal : proceedings
2015
/
p. 288-292 : ill
http://dx.doi.org/10.1109/DSD.2015.15
book article
Number of records 3, displaying
1 - 3
keyword
108
1.
routing logic
2.
logic-based distributed routing
3.
logic and philosophy of logic
4.
bandwidth-aware adaptive routing
5.
congestion-aware adaptive routing
6.
contention-aware adaptive routing
7.
data routing
8.
geographic routing
9.
inventory routing problem
10.
inventory routing problem (IRP)
11.
multi-hop routing protocol
12.
optimal ship routing
13.
optimized routing approach for critical and emergency networks
14.
optimized routing approach for critical and emergency networks simulations
15.
policy-based routing security
16.
quantum-enhanced secure and energy-efficient routing (QSEER) protocol
17.
Routing
18.
routing algorithm
19.
routing algorithms
20.
routing closure
21.
routing policy
22.
routing protocol
23.
routing protocols
24.
ship routing
25.
tactical multi-hop routing protocol
26.
3D routing
27.
algebra of logic
28.
binary logic controller
29.
Boolean logic
30.
Compound logic locking
31.
Compound logic locking (CLL)
32.
constraint logic programming
33.
constraint logic programming (LP) (CLP)
34.
constructive logic
35.
default logic
36.
diagrammatic logic
37.
digital logic
38.
dynamic logic
39.
epistemic logic
40.
ethics and logic
41.
formal logic
42.
fuzzy logic
43.
fuzzy logic
44.
fuzzy logic control
45.
fuzzy logic controller
46.
fuzzy logic controller (FLC)
47.
fuzzy logic model
48.
graphical method of logic
49.
history of logic
50.
Hoare logic
51.
Husserl and Pierce on logic of probability
52.
independence-friendly logic
53.
Inductive logic programming
54.
intuitionistic logic
55.
linear logic
56.
linear logic of Petri nets
57.
logic
58.
logic built-in self-test
59.
logic cell library
60.
logic circuit
61.
logic design
62.
logic diagram
63.
logic diagrams
64.
logic education
65.
logic for pragmatics
66.
logic gates
67.
logic in AI
68.
logic in computer science
69.
logic in society
70.
logic level
71.
logic level and high level BDDs
72.
logic locking
73.
logic machine
74.
logic models
75.
logic models and simulation
76.
logic notation
77.
logic obfuscation
78.
logic of bunched implications
79.
logic of relatives
80.
logic of science
81.
logic of speech acts
82.
logic simulation
83.
logic synthesis
84.
logic teaching
85.
malicious logic
86.
mathematical logic
87.
modal logic
88.
Natural logic
89.
Peirce's existential graphs and transcendental logic
90.
philosophical logic
91.
philosophy of logic
92.
pragmatic logic
93.
probabilistic relational program logic
94.
programmable logic
95.
programmable logic controller (PLC)
96.
quantitative logic
97.
quantum logic
98.
race logic
99.
reconfigurable logic
100.
S4 modal logic
101.
S-D logic
102.
Semi-substructural logic
103.
Service-Dominant logic
104.
stateful logic computation
105.
substructural logic
106.
symbolic knowledge in Husserlian pure logic
107.
symbolic logic
108.
temporal logic
×
match
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TalTech department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TalTech department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT