Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
routing logic (keyword)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publications
..
year
year of publication
Loading..
author
Loading..
TalTech department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
3
Look more..
(1/104)
Export
export all inquiry results
(3)
Save TXT fail
Save PDF fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
1
book article
Automated minimization of concurrent online checkers for network-on-chips
Saltarelli, Pietro
;
Niazmand, Behrad
;
Hariharan, Ranganathan
;
Raik, Jaan
;
Jervan, Gert
;
Hollstein, Thomas
10th International Symposium on Reconfigurable and Communication-centric Systems-on-Chip (ReCoSoC 2015) : Bremen, 29 June - 1 July 2015
2015
/
[8] p. : ill
http://dx.doi.org/10.1109/ReCoSoC.2015.7238079
book article
2
book article
A framework for area-efficient concurrent online checkers design
Saltarelli, Pietro
;
Niazmand, Behrad
;
Hariharan, Ranganathan
;
Raik, Jaan
;
Jervan, Gert
;
Hollstein, Thomas
MEDIAN Finale : Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale : November 10-11, 2015, Tallinn, Estonia
2015
/
p. 64-69 : ill
book article
3
book article
A framework for comprehensive automated evaluation of concurrent online checkers
Saltarelli, Pietro
;
Niazmand, Behrad
;
Raik, Jaan
;
Hariharan, Ranganathan
;
Jervan, Gert
;
Hollstein, Thomas
Euromicro Conference on Digital System Design : DSD 2015 : 26-28 August 2015, Funchal, Madeira, Portugal : proceedings
2015
/
p. 288-292 : ill
http://dx.doi.org/10.1109/DSD.2015.15
book article
Number of records 3, displaying
1 - 3
keyword
104
1.
routing logic
2.
logic-based distributed routing
3.
logic and philosophy of logic
4.
bandwidth-aware adaptive routing
5.
congestion-aware adaptive routing
6.
contention-aware adaptive routing
7.
data routing
8.
geographic routing
9.
inventory routing problem
10.
inventory routing problem (IRP)
11.
multi-hop routing protocol
12.
optimized routing approach for critical and emergency networks
13.
optimized routing approach for critical and emergency networks simulations
14.
policy-based routing security
15.
quantum-enhanced secure and energy-efficient routing (QSEER) protocol
16.
Routing
17.
routing algorithm
18.
routing algorithms
19.
routing closure
20.
routing policy
21.
routing protocol
22.
routing protocols
23.
ship routing
24.
tactical multi-hop routing protocol
25.
3D routing
26.
algebra of logic
27.
binary logic controller
28.
Boolean logic
29.
Compound logic locking
30.
Compound logic locking (CLL)
31.
constructive logic
32.
default logic
33.
diagrammatic logic
34.
digital logic
35.
dynamic logic
36.
epistemic logic
37.
ethics and logic
38.
formal logic
39.
fuzzy logic
40.
fuzzy logic
41.
fuzzy logic control
42.
fuzzy logic controller
43.
fuzzy logic controller (FLC)
44.
fuzzy logic model
45.
graphical method of logic
46.
history of logic
47.
Hoare logic
48.
Husserl and Pierce on logic of probability
49.
independence-friendly logic
50.
Inductive logic programming
51.
intuitionistic logic
52.
linear logic
53.
logic
54.
logic built-in self-test
55.
logic cell library
56.
logic circuit
57.
logic design
58.
logic diagram
59.
logic diagrams
60.
logic education
61.
logic for pragmatics
62.
logic gates
63.
logic in AI
64.
logic in computer science
65.
logic in society
66.
logic level
67.
logic level and high level BDDs
68.
logic locking
69.
logic machine
70.
logic models
71.
logic models and simulation
72.
logic notation
73.
logic obfuscation
74.
logic of bunched implications
75.
logic of relatives
76.
logic of science
77.
logic of speech acts
78.
logic simulation
79.
logic synthesis
80.
logic teaching
81.
malicious logic
82.
mathematical logic
83.
modal logic
84.
Natural logic
85.
Peirce's existential graphs and transcendental logic
86.
philosophical logic
87.
philosophy of logic
88.
pragmatic logic
89.
probabilistic relational program logic
90.
programmable logic
91.
programmable logic controller (PLC)
92.
quantitative logic
93.
quantum logic
94.
race logic
95.
reconfigurable logic
96.
S4 modal logic
97.
S-D logic
98.
Semi-substructural logic
99.
Service-Dominant logic
100.
stateful logic computation
101.
substructural logic
102.
symbolic knowledge in Husserlian pure logic
103.
symbolic logic
104.
temporal logic
×
match
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TalTech department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TalTech department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT