Searching - TalTech Research Portal

Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles

Research Groups

Help and information

Advanced search

Ellervee, Peeter (TalTech author)

—

—

Add criteria Simple search filter

Clear

types of item

book ..

journal article ..

newspaper article ..

book article ..

dissertation ..

Open Access ..

Scientific publications ..

year

year of publication

Loading..

Loading..

TalTech department

Loading..

Loading..

Loading..

name of the person

Loading..

Loading..

Clear

Number of records 148
Look more.. (3/219)
Export

export all inquiry results (148)
Save TXT fail

Save PDF fail

print
Open for editing with marked entries my bookmarks

display

sort
126

journal article

System-level optimization of NoC-based timing sensitive systemsTagel, Mihkel; Ellervee, Peeter; Hollstein, Thomas; Jervan, GertEstonian journal of engineering2011 / 2, p. 158-168 : ill https://artiklid.elnet.ee/record=b2422982*est

journal article
127

book article

Teaching HDL for IT-studentsEllervee, Peeter; Reinsalu, Uljana; Arhipov, AntonEWME 2006 proceedings : 6th International Workshop on Microelectronics Education : 8-9 June, 2006, Stockholm, Sweden2006 / p. 112-115

book article
128

newspaper article

Tehismehikesed rallisid miinirajal : [21. nov. TTÜ aulas toimunud robotite võistlusest Robotex 2003 : TTÜ võistkonnad said 2. ja 3. koha : kommenteerib Peeter Ellervee]Ellervee, Peeter; Kaupmees, GretaSL Õhtuleht2003 / 24. nov., lk. 28 : ill

newspaper article
129

book article

TOP : an algorithm for three-level optimization of PLDsDubrova, E.; Ellervee, Peeter; Miller, D.M.; Muzio, J.C.Design, Automation and Test in Europe : Conference and Exhibition 2000 : Paris, France, March 27-30, 2000 : proceedings2000 / p. 751

book article
130

book article

Translating behavioral VHDL for emulationEllervee, Peeter; Reinsalu, Uljana; Arhipov, Anton25th IEEE NORCHIP Conference : Aalborg, Denmark, 19-20 November 20072007 / ? p https://ieeexplore.ieee.org/document/4481073

book article
131

book article

TransMem : a memory architecture to support dynamic remapping and parallelism in low power high performance CGRAsTajammul, Muhammad Adeel; Jafri, Syed Mohammad Asad Hassan; Hemani, Ahmed; Ellervee, Peeter2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation : PATMOS 2016 : September, 21st to 23th 2016, Bremen, Germany : proceedings2016 / p. 92-99 : ill https://doi.org/10.1109/PATMOS.2016.7833431

book article
132

book

2018 IEEE Nordic Circuits and Systems Conference (NORCAS) : NORCHIP and International Symposium of System-on-Chip (SoC) : 30-31 October 2018, Tallinn, Estonia : proceedings in IEEE Xplore [Online resource]2018 https://ieeexplore.ieee.org/xpl/conhome/8552599/proceeding

book
133

book

2019 IEEE Nordic Circuits and Systems Conference (NORCAS) : NORCHIP and International Symposium of System-on-Chip (SoC), 29-30 October 2019, Helsinki, Finland : proceedings in IEEE Xplore2019

book
134

book

2023 IEEE Nordic Circuits and Systems Conference (NORCAS) : 31 October-November 1, 2023 Aalborg, Denmark : proceedings in IEEE Xplore2023 https://researchr.org/publication/norcas-2023

book
135

book article

Using emulation for system model analysisEllervee, Peeter; Arhipov, Anton; Reinsalu, UljanaDATE'07 Friday Workshop on "Diagnostic Service in Network-on-Chips" : Nice, France, 16-20 April 20072007 / p. 280-282

book article
136

book article

Using soft-core processors and FPGA development boards for hardware emulationArhipov, Anton; Ellervee, PeeterInfo- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum2007 / lk. 155-158 : ill

book article
137

book article

Using weighted graph coloring heuristics for architecture explorationEllervee, Peeter; Klaar, Tarmo19th NORCHIP Conference, Kista, Sweden, 12-13 November 2001 : proceedings2001 / p. 161-166 : ill

book article
138

book article

Using weighted graphs for fast architecture explorationEllervee, Peeter; Klaar, Tarmo; Kruus, Margus; Tammemäe, KalleBEC 2002 : proceedings of the 8th Biennial Baltic Electronics Conference : October 6-9, 2002, Tallinn, Estonia2002 / p. 111-114 : ill

book article
139

book article

Wafer-level die re-test success prediction using machine learningSelg, Hardi; Jenihhin, Maksim; Ellervee, Peeter21st IEEE Latin-American Test Symposium (LATS) 2020 : proceedings2020 / 5 p https://doi.org/10.1109/LATS49555.2020.9093672

book article
140

book article

Variable byte-length data compression algorithmGorev, Maksim; Ellervee, PeeterBEC 2010 : 2010 12th Biennial Baltic Electronics Conference : proceedings of the 12th Biennial Baltic Electronics Conference : Tallinn University of Technology, October 4-6, 2010, Tallinn, Estonia2010 / p. 353-356 : ill

book article
141

book article

VHDL front-end for high-level synthesis tool xTractorIvask, Eero; Ellervee, PeeterBEC 2004 : proceedings of the 9th Biennial Baltic Electronics Conference : October 3-6, 2004, Tallinn, Estonia2004 / p. 111-114 : ill

book article
142

journal article

XT taskus : [taskuarvutitest]Ellervee, PeeterArvutustehnika ja Andmetöötlus1990 / 12, lk. 1-2

journal article
143

book article

xTractor : an academic high-level synthesis tool for control and memory intensive applicationsEllervee, PeeterUniversity Booth at Design and Test in Europe : DATE'05 : Munich, Germany, 20052005 / ? p https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=6db1d71884b75b47fb27ae86b91b61894e57fd18

book article
144

book article

xTractor: an academic higg-level synthesis tool for control and memory intensive applicationsEllervee, Peeter20th IEEE Conference NORCHIP'2002, Copenhagen, Denmark2002 / p. 253-258 https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=6db1d71884b75b47fb27ae86b91b61894e57fd18

book article
145

book article

Оптимизация базиса сети при декомпозиции микропрограммных автоматовLeis, Paul; Ellervee, PeeterМетоды синтеза и диагностирования цифровых схем1985 / с. 19-25

book article
146

book article

Построение контрольной последовательности для управляющих автоматов, реализованных на программируемых логических матрицKaširova, Lilia; Kruus, Margus; Ellervee, PeeterМашинное проектирование электронных устройств и систем1989 / с. 77-88

book article
147

book

Электротехника и автоматикаPikkov, Otto; Keevallik, Andres; Lausmaa, Toomas; Sudnitsõn, Aleksander; Leis, Paul; Ellervee, Peeter; Berkman, Boriss; Alango, Villem; Kitsnik, Peeter; Kont, Toomas; Kruus, Margus; Ubar, Raimund-Johannes; Evartson, Teet; Lohuaru, Tõnu; Räisa, O.; Toome, Tõnis; Šendrik, M.G.; Tamm, Boris, inform.1985 https://www.ester.ee/record=b1356648*est

book
148

book

Электротехника и автоматикаMägi, Harri; Velmre, Enn; Pikkov, Mihhail; Orro, S.; Rang, Toomas; Gurjanov, Boris; Kruus, Margus; Salum, Kaja; Berkman, Boriss; Keevallik, Andres; Kasirova, Lilia; Kruus, Margus; Ellervee, Peeter; Ubar, Raimund-Johannes; Grigorjeva, Ksenja; Kont, Toomas1989 https://www.ester.ee/record=b1285446*est

book

Number of records 148, displaying 126 - 148

previous
1
2
3
4
5
6
next

match

sort

Otsing
Valikud 0

year of publication

author

TalTech department

subject term

series

name of the person

keyword

TalTech Library

Akadeemia tee 1

13519

TalTech homepage TalTech Library homepage Digital Collection of TalTech Library Digiteek Repository

6203551

data@taltech.ee

TalTech Raamatukogu