Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
routing logic (keyword)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publications
..
year
year of publication
Loading..
author
Loading..
TalTech department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
3
Look more..
(1/106)
Export
export all inquiry results
(3)
Save TXT fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
1
book article
Automated minimization of concurrent online checkers for network-on-chips
Saltarelli, Pietro
;
Niazmand, Behrad
;
Hariharan, Ranganathan
;
Raik, Jaan
;
Jervan, Gert
;
Hollstein, Thomas
10th International Symposium on Reconfigurable and Communication-centric Systems-on-Chip (ReCoSoC 2015) : Bremen, 29 June - 1 July 2015
2015
/
[8] p. : ill
http://dx.doi.org/10.1109/ReCoSoC.2015.7238079
book article
2
book article
A framework for area-efficient concurrent online checkers design
Saltarelli, Pietro
;
Niazmand, Behrad
;
Hariharan, Ranganathan
;
Raik, Jaan
;
Jervan, Gert
;
Hollstein, Thomas
MEDIAN Finale : Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale : November 10-11, 2015, Tallinn, Estonia
2015
/
p. 64-69 : ill
book article
3
book article
A framework for comprehensive automated evaluation of concurrent online checkers
Saltarelli, Pietro
;
Niazmand, Behrad
;
Raik, Jaan
;
Hariharan, Ranganathan
;
Jervan, Gert
;
Hollstein, Thomas
Euromicro Conference on Digital System Design : DSD 2015 : 26-28 August 2015, Funchal, Madeira, Portugal : proceedings
2015
/
p. 288-292 : ill
http://dx.doi.org/10.1109/DSD.2015.15
book article
Number of records 3, displaying
1 - 3
keyword
106
1.
routing logic
2.
logic-based distributed routing
3.
logic and philosophy of logic
4.
bandwidth-aware adaptive routing
5.
congestion-aware adaptive routing
6.
contention-aware adaptive routing
7.
data routing
8.
geographic routing
9.
inventory routing problem
10.
inventory routing problem (IRP)
11.
multi-hop routing protocol
12.
optimized routing approach for critical and emergency networks
13.
optimized routing approach for critical and emergency networks simulations
14.
policy-based routing security
15.
quantum-enhanced secure and energy-efficient routing (QSEER) protocol
16.
Routing
17.
routing algorithm
18.
routing algorithms
19.
routing closure
20.
routing policy
21.
routing protocol
22.
routing protocols
23.
ship routing
24.
tactical multi-hop routing protocol
25.
3D routing
26.
algebra of logic
27.
binary logic controller
28.
Boolean logic
29.
Compound logic locking
30.
Compound logic locking (CLL)
31.
constraint logic programming
32.
constructive logic
33.
default logic
34.
diagrammatic logic
35.
digital logic
36.
dynamic logic
37.
epistemic logic
38.
ethics and logic
39.
formal logic
40.
fuzzy logic
41.
fuzzy logic
42.
fuzzy logic control
43.
fuzzy logic controller
44.
fuzzy logic controller (FLC)
45.
fuzzy logic model
46.
graphical method of logic
47.
history of logic
48.
Hoare logic
49.
Husserl and Pierce on logic of probability
50.
independence-friendly logic
51.
Inductive logic programming
52.
intuitionistic logic
53.
linear logic
54.
linear logic of Petri nets
55.
logic
56.
logic built-in self-test
57.
logic cell library
58.
logic circuit
59.
logic design
60.
logic diagram
61.
logic diagrams
62.
logic education
63.
logic for pragmatics
64.
logic gates
65.
logic in AI
66.
logic in computer science
67.
logic in society
68.
logic level
69.
logic level and high level BDDs
70.
logic locking
71.
logic machine
72.
logic models
73.
logic models and simulation
74.
logic notation
75.
logic obfuscation
76.
logic of bunched implications
77.
logic of relatives
78.
logic of science
79.
logic of speech acts
80.
logic simulation
81.
logic synthesis
82.
logic teaching
83.
malicious logic
84.
mathematical logic
85.
modal logic
86.
Natural logic
87.
Peirce's existential graphs and transcendental logic
88.
philosophical logic
89.
philosophy of logic
90.
pragmatic logic
91.
probabilistic relational program logic
92.
programmable logic
93.
programmable logic controller (PLC)
94.
quantitative logic
95.
quantum logic
96.
race logic
97.
reconfigurable logic
98.
S4 modal logic
99.
S-D logic
100.
Semi-substructural logic
101.
Service-Dominant logic
102.
stateful logic computation
103.
substructural logic
104.
symbolic knowledge in Husserlian pure logic
105.
symbolic logic
106.
temporal logic
×
match
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TalTech department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TalTech department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT