Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
Functional partitioning for register transfer level low power synthesis (title)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publications
..
year
year of publication
Loading..
author
Loading..
TalTech department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
1
Look more..
(1/31)
Export
export all inquiry results
(1)
Save TXT fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
1
book article
Functional partitioning for register transfer level low power synthesis
Sudnitsõn, Aleksander
ECS'01 : proceedings of the 3rd Electronic Circuits and Systems Conference : September 5-7, 2001, Bratislava, Slovakia
2001
/
p. 73-76 : ill
book article
Number of records 1, displaying
1 - 1
keyword
31
1.
register transfer and gate level simulation
2.
Register Transfer Level - RTL
3.
register transfer level modeling decision diagams
4.
register-transfer level
5.
gate and register transfer levels
6.
high-level functional fault model
7.
low temperature synthesis
8.
low-level control system transportation
9.
low-level fault redundancy
10.
low-level radiation
11.
Low-level RF EMF
12.
functional power plants
13.
functional power-plants
14.
high level synthesis
15.
high-level decision diagrams (HLDD) synthesis
16.
high-level synthesis
17.
High-Level Synthesis (HLS)
18.
high-level synthesis for test
19.
bidirectional power transfer
20.
capacitive power transfer
21.
inductive power transfer
22.
inductive power transfer (IPT)
23.
inductive wireless power transfer link
24.
power transfer distribution factor
25.
reverse power transfer
26.
wireless power transfer
27.
low power
28.
low-power ASIC design
29.
low-power decoupling
30.
low-power designs
31.
low-power device
×
match
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TalTech department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TalTech department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT