From RTL liveness assertions to cost-effective hardware checkers
statement of authorship
Ranganathan Hariharan, Tara Ghasempouri, Behrad Niazmand, Jaan Raik
source
XXXIII Conference on Design of Circuits and Integrated Systems (DCIS) : proceedings
location of publication
[S.l.]
publisher
year of publication
pages
6 p. : ill
conference name, date
XXXIII Conference on Design of Circuits and Integrated Systems (DCIS), 14-16 Nov. 2018
conference location
Lyon, France
subject term
ISSN
2640-5563
2471-6170
ISBN
978-1-7281-0171-2
978-1-7281-0172-9
notes
Bibliogr.: 24 ref
TTÜ department
language
inglise
Uurimisrühm
Hariharan, R., Ghasempouri, T., Niazmand, B., Raik, J. From RTL liveness assertions to cost-effective hardware checkers // XXXIII Conference on Design of Circuits and Integrated Systems (DCIS) : proceedings. [S.l.] : IEEE, 2018. 6 p. : ill.