Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
High-level synthesis of control and memory intensive communication systems (title)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publications
..
year
year of publication
Loading..
author
Loading..
TalTech department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
1
Look more..
(1/28)
Export
export all inquiry results
(1)
Save TXT fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
1
book article
High-level synthesis of control and memory intensive communication systems
Ellervee, Peeter
Eighth Annual IEEE International ASIC Conference and Exhibit : proceedings : Stouffer Renaissance Austin Hotel, Austin, Texas, September 18-22, 1995
1995
/
p. 185-191 : ill
book article
Number of records 1, displaying
1 - 1
keyword
28
1.
high level synthesis
2.
high-level decision diagrams (HLDD) synthesis
3.
high-level synthesis
4.
High-Level Synthesis (HLS)
5.
high-level synthesis for test
6.
high-level control fault model
7.
high-level control faults
8.
High-level Decision Diagrams for Modeling Digital Systems
9.
logic level and high level BDDs
10.
memory systems
11.
high level DD (HLDD)
12.
high level of security
13.
high-level decision diagram
14.
high-level decision diagrams
15.
high-level expert group on AI
16.
high-level fault coverage
17.
high-level fault model
18.
high-level fault simulation
19.
high-level functional fault model
20.
high-level test data generation
21.
high-temperature synthesis (SHS)
22.
Self-Propagating High-Temperature Synthesis
23.
communication systems
24.
control system synthesis
25.
level control
26.
low-level control system transportation
27.
5G mobile communication systems
28.
Cross-level Modeling of Faults in Digital Systems
×
match
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TalTech department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TalTech department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT